
NAVAL SURFACE WEARONS CENTER SILVER SPRING MD OUTPUT SIGNAL CONDITIONER BASIC HARDWARE.(U) OCT BO J A LAANISTO NSWC/TR-80-433 AD-A111 478 F/6 17/1 UNCLASSIFIED NL 1 10 3





# OUTPUT SIGNAL CONDITIONER BASIC HARDWARE DESCRIPTION

BY JAAN A. LAANISTO

**UNDERWATER SYSTEMS DEPARTMENT** 

1 OCTOBER 1980

Approved for public release, distribution unlimited.





# **NAVAL SURFACE WEAPONS CENTER**

Dahlgren, Virginia 22448 • Silver Spring, Maryland 20910

THE CLASSIFICATION OF THIS PAGE (When Data Entered)	READ INSTRUCTIONS				
REPORT DOCUMENTATION PAGE	BEFORE COMPLETING FORM				
I. GOV I NCCESSION NO	J. RECIPIENT'S CATALOG NUMBER				
NSWC TR 80 - 433 RD-AII/478					
4. TITLE (and Subtitle)	5. TYPE OF REPORT & PERIOD COVERED				
OUTPUT SIGNAL CONDITIONER BASIC HARDWARE	FINAL				
	6. PERFORMING ORG. REPORT NUMBER				
7. AUTHOR(a)	8. CONTRACT OR GRANT NUMBER(s)				
Jaan A. Laanisto					
9. PERFORMING ORGANIZATION NAME AND ADDRESS	10:- PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS				
Naval Surface Weapons Center (Code U22)					
White Oak, Silver Spring, Md. 20910	63254N; 1701319.1904;				
	A370-370K/004C/0W0476-AS00;				
11. CONTROLLING OFFICE NAME AND ADDRESS	12.UREPORT DATE				
Naval Air Systems Command	1 October 1980				
Department of the Navy Washington, D.C. 20361	13. NUMBER OF PAGES				
14. MONITORING AGENCY NAME & ADDRESS(if different from Controlling Office)	15. SECURITY CLASS. (of this report)				
	UNCLASSIFIED				
	154. DECLASSIFICATION/DOWNGRADING SCHEDULE				
16. DISTRIBUTION STATEMENT (of this Report)	3CHEDULE				
17. DISTRIBUTION STATEMENT (of the obstract entered in Block 20, if different fro	m Report)				
18. SUPPLEMENTARY NOTES					
19. KEY WORDS (Continue on reverse side if necessary and identify by block number)					
DASS, Output Signal Conditioner Basic Hardware (AN/UYS-1, Digital Simulation, Random Number General	OSCRH)				
20. ABSTRACT (Continue on reverse elde if necessary and identity by block number)	4.0.0				
The Output Signal Conditioner Basic Hardward provide digital to analog conversion of simulated Digital Acoustic Sensor System, and a high speed libe used by the simulation algorithms in the AN/UN the design, construction and testing of unit are given by the simulation and the simulation are given by the simulation are given by the simulation and testing of unit are given by the simulation and testing of unit are given by the simulation and testing of unit are given by the simulation and testing of unit are given by the simulation and testing of unit are given by the simulation and the simulation are given by the simulation and the simulation are given by the simulation are given by the simulation and the simulation are given by the simu	d data generated by the Random Number Generator to				

DD , FORM 1473

EDITION OF 1 NOV 68 IS OBSOLETE

5/N 0102-LF-014-6601

411568

SECURITY CLASSIFIED

When Date Entered)

UNCLASSIFIED CURITY CLASSIFICATION OF THIS PAGE (When Date Entered)	
·	
·	

UNCLASSIFIED

## FOREWORD

The Output Signal Conditioner Basic Hardware (OSCBH) was designed and constructed to provide certain capabilities for the Digital Acoustic Sensor Simulator (DASS) (Figure 1). The DASS System utilizes two processors to provide a two stage simulation system. An AN/UYK-20 minicomputer is used as a preprocessor which accepts user modeling parameters and converts them into a form to be input to the second processor which generates the simulated wave forms. The second processor used is the AN/UYS-1 which is a high speed programmable processor controlled by a general purpose computer. The OSCBH is interfaced to the AN/UYS-1 to provide two major functions, a means of converting simulated sonobuoy analog waveforms from the stored waveforms in the AN/UYS-1 and a high speed random number generator to be used by the simulation algorithms in the AN/UYS-1.

T. B. Harris for F. B. SANCHEZ

F. B. SANCHEZ
By direction

DT.IQ COPY INSPECTED 2

Accession For	
NTIS GRANI DIIC TAE	
Unammounced Justification.	
Ву	
Distribution/	
Availability	€ាកs
Awail are Dist - Cycolad	
A	

## CONTENTS

Chapter		Page
1	HARDWARE REQUIREMENTS	5
•	DIGITAL TO ANALOG CONVERTERS	7
	RANDOM NUMBER GENERATOR	9
	ACTIVE PING RECOGNITION	9
	STATUS AND CONTROL	10
2	MODULE DESCRIPTION	11
	EXTERNAL DATA BUS/REAL TIME CLOCK (EDB/RTC)	11
	BULK STORE ADDRESS GENERATION	11
	RANDOM NUMBER GENERATOR	15
	DIGITAL-TO-ANALOG CONVERTER	15
	BASIC HARDWARE CONTROL	18
3	THEORY OF OPERATION	21
	D/A OPERATION	22
	RNG SYSTEM DESCRIPTION	26
	RNG CONTROL LOGIC DESCRIPTION	31
	RNG-AN/UYS-1 INTERFACE	32
	RNG-D/A CONFLICT DESCRIPTION	34
4	CONSTRUCTION AND PACKAGING	37
5	DIAGNOSTIC SOFTWARE	40
	BASIC HARDWARE DIAGNOSTICS	40
6	CONCLUSIONS	47
	APPENDIX A - OUTPUT SIGNAL CONDITIONER BASIC HARDWARE	
	SCHEMATICS	A-1
	APPENDIX B - CABLE INTERCONNECTION LISTS BETWEEN THE	
	OUTPUT SIGNAL CONDITIONER BASIC HARDWARE AND THE	B-1
	AN/UYS-1	D-1
	APPENDIX C - OUTPUT SIGNAL CONDITIONER BASIC HARDWARE	C-1
	BACKPLANE WIRE LISTS  APPENDIX D - OSCBH CIRCUIT BOARD INPUT/OUTPUT PIN	C-1
	ASSIGNMENTS	D-1
	APPENDIX E - FINAL OSCILLOSCOPE TRACES OF THE OSCBH D/A	D-I
	OUTPUTS AFTER SUCCESSFUL COMPLETION OF BASIC	
	DIAGNOSTICS	E-1
	APPENDIX F - SOURCE LISTING OF OSCBH DIAGNOSTIC PROGRAM	F-1
	APPENDIX G - SIN X/X FILTER USED IN THE OSCBH	G-1

## ILLUSTRATIONS

Figure		Page
1	DASS CONFIGURATION	6
2	D/A BUFFER CONFIGURATION	8
3	OUTPUT SIGNAL CONDITIONER BASIC HARDWARE BLOCK DIAGRAM	12
4	EXTERNAL BUS TIMING	13
5	OSC OPERATING PARAMETERS AND BULK STORE ADDRESS GENERATION	14
6	RANDOM NUMBER GENERATOR OVERALL FUNCTIONAL DIAGRAM	16
7	D/A BLOCK DIAGRAM	17
8	ISC TIMING REQUIREMENTS	21
9	SEQUENTIAL OPERATION OF D/A LOGIC	23
10	RNG TIMING - 32-BIT UNIFORM MODE D/A's NOT ACTIVE	
11	RNG TIMING - 16-BIT GAUSSIAN MODE D/A'S NOT ACTIVE	29
12	RNG TIMING - 8-BIT GAUSSIAN MODE D/A NOT ACTIVE	30
13	RNG CONTROL LOGIC	33
14	RNG TIMING (8-BIT GAUSSIAN MODE) D/A's ACTIVE	
15	AUGET GROUNDING SCHEME	38
16	BASIC HARDWARE I/O	39
17	BASIC HARDWARE DIAGNOSTICS	41
18	SUBROUTINE RNGTES	44
19	BEGINNING ADDRESS	45
20	32-BIT UNIFORM MODE HISTOGRAM	48
21	8-BIT GAUSSIAN MODE HISTOGRAM	49
22	16-BIT GAUSSIAN MODE HISTOGRAM	50
A-1	OUTPUT SIGNAL CONDITIONER BASIC HARDWARE SCHEMATICS	
A-2	OUTPUT SIGNAL CONDITIONER BASIC HARDWARE SCHEMATICS	A-3
A-3	OUTPUT SIGNAL CONDITIONER BASIC HARDWARE SCHEMATICS	A-4
A-4	OUTPUT SIGNAL CONDITIONER BASIC HARDWARE SCHEMATICS	A-5
A-5	OUTPUT SIGNAL CONDITIONER BASIC HARDWARE SCHEMATICS	A-6
A-6	OUTPUT SIGNAL CONDITIONER BASIC HARDWARE SCHEMATICS	A-7
A-7	OUTPUT SIGNAL CONDITIONER BASIC HARDWARE SCHEMATICS	A-8
A-8	OUTPUT SIGNAL CONDITIONER BASIC HARDWARE SCHEMATICS	A-9
A-9	OUTPUT SIGNAL CONDITIONER BASIC HARDWARE SCHEMATICS	
A-10	OUTPUT SIGNAL CONDITIONER BASIC HARDWARE SCHEMATICS	
A-11	OUTPUT SIGNAL CONDITIONER BASIC HARDWARE SCHEMATICS	
A-12	OUTPUT SIGNAL CONDITIONER BASIC HARDWARE SCHEMATICS	A-13
A-13	OUTPUT SIGNAL CONDITIONER BASIC HARDWARE SCHEMATICS	A-14
A-14	OUTPUT SIGNAL CONDITIONER BASIC HARDWARE SCHEMATICS	A-15

# ILLUSTRATIONS (Cont.)

Figure	·	Page
	OUTPUT SIGNAL CONDITIONER BASIC HARDWARE SCHEMATICS D/A CHANNELS 2, 4, 7, 10, 13, 16, 19, 22 D/A CHANNELS 2, 5, 8, 11, 14, 17, 20, 23 D/A CHANNELS 3, 6, 9, 12, 15, 18, 21, 24	A-16 E-2 E-2 E-2
F-1	DIAGNOSTIC SOURCE LISTING	F-2
G-1	1 SIN X FILTER (8 FILTERS PER CARD)	G-4
G-2	FREQUENCY RESPONSE OF D/A OUTPUT FILTER	G-5
	TABLES	
Table		Page
1	EXTERNAL REGISTER ASSIGNMENTS	19
2	OSC STATUS REGISTER	20
3	OSC MODE REGISTER	20
B-1	OSC CABLE 1 (J6/P6)	B-2
B-2	OSC CABLE 2 (J6/P6)	B-3
B-3	OSC CABLE 3 (J6/P6)	B-4
	OSC CABLE 4 (J6/P6)	B-5
B-5	OSC CABLE 5 (J9/P9) EDB BUS	B-6
B-6	OSC CABLE 6 (J9/P9)	B-7
B-7		B-8
C-1	OSCBH BACK PLANE WIRING	C-2
C-2	BACKPLANE LOCATIONS OF D/A OUTPUT CHANNELS	C-14
C-3	DISCRETE WIRING	C-15
C-4	CONTROL BUS EDB/RTC CLOT 23	C-16
	RNG 1 BOARD SLOT 1	D-2
D-2	RNG 2 BOARD SLOT 3	D-3
D-3	A/C CONT SLOT 7	D-4
D-4	D/A 16-23 SLOT 9	D-5
	D/A 8-15 SLOT 11	D-6
	D/A 0-7 SLOT 13	D-7
D-7	D/A CONT SLOT 15	D-8
D-8	BSAGC SLOT 17	D-9
	BSAG 2 SLOT 19	D-10
D-10	BSAGC 1 SLOT 21	D-11
	EDB/RTC SLOT 23	D-12
G-1	SIN X/X FILTER CHARACTERISTICS	G-3

#### CHAPTER 1

## HARDWARE REQUIREMENTS

The capabilities provided by the OSCBH for the DASS are:

- a. 24 Digital to Analog (D/A) channels sampling a software defined data area in AN/UYS-1 memory
- b. high speed generation of pseudo-random number sequences to be stored into a software defined area in AN/UYS-1 memory
  - c. an interrupt generating active ping recognition capability
  - d. software accessible control and status registers within the OSCBH.

After examining the interface alternatives offered by the AN/UYS-1, several conclusions were made. The first conclusion was that the high data rate required by the OSCBH and the AN/UYS-1 software to execute the simulation algorithms precluded use of the PROTEUS Input/Output Channels (PDC). second conclusion was that the Input Signal Conditioner (ISC) subunit in the AN/UYS-1 would not be utilized by the DASS simulation algorithms and could therefore be removed. An analysis of the interfacing available between the AN/UYS-1 and the ISC revealed that the OSCBH could replace the ISC. The data busses available in the AN/UYS-1 were the Error Correcting Data Bus (ECDB) and the External Data Bus (EDB). The ECDB allows transfer of data to and from memory at an acceptable rate to meet requirements with the critical write cycle being one 32-bit data word in 400 nano seconds or at a rate of 2.5 MHz. The EDB provides a means of transferring control and status information to and from the OSCBH. In addition to the data busses, an interrupt (ISC interrupt) line and power were available to the OSCBH. The main disadvantage to using the ISC slot was the possible complications caused by extending these two busses (ECDB and EDB) five feet to the OSCBH. After weighing all the advantages and disadvantages, the ISC was selected to provide the means of interfacing the OSCBH to the AN/UYS-1.

With the interface requirements defined by the AN/UYS-1, a specific set of OSCBH design requirements was developed for implementation. The detailed requirements will be enumerated below covering both the software (external register addresses for parameters) and hardware requirements.




FIGURE 1 DASS CONFIGURATION

## DIGITAL-TO-ANALOG CONVERTERS

The Digital-to-Analog converter section has a total of 24 separate channels. The digital information to be converted is contained in Bulk Store (BS) memory of the AN/UYS-1. It consists of one contiguous block of Bulk Store memory. This area of memory is then broken up into smaller blocks in which each block represents a D/A channel (Figure 2). Each Bulk Store location is made up of one 64-bit double word. This 64-bit word is then subdivided into either four 16-bit samples or eight 8-bit samples depending on the mode requested by the user.

A programmable Real Time Clock (RTC) is included to provide a user defined sampling frequency for the D/A converters. The basic clock frequency was selected to be 2 to 21st power times 3 Hz (6.291456 MHz) with an accuracy of + .005% and crystal controlled. This basic frequency is to be divided by a 16-bit interval parameter to generate a RTC pulse rate of 6291456 pulses per second (interval parameter equals 1) to approximately 96 pulses per second (interval parameters equals 65535). The 16-bit interval value is converted into the divisor by the following relationship:


$$X = N_0 (256N_1 + 16 N_2 + N_3)$$

where X is the final divisor,  $N_0$  is bits 0 - 3,  $N_1$  is bits 4 - 7,  $N_2$  is bits 8 - 11 and  $N_3$  is bits 12 - 15. The fundamental sampling frequency chosen for simulation is 6144 samples per second which corresponds to a RTC interval value of either 4100 $_{\rm H}$  or 1400 $_{\rm H}$ .

Each D/A converter is double buffered so that any delay in accessing Bulk Store will not cause a loss of data (data dropouts). The updating circuitry is designed to allow the maximum number of channels (24) to be updated within .5 micro-seconds in order to provide a simultaneous update on all channels relative to the simulated waveform frequency. The accuracy of the waveform requires a 12-bit monotonic digital-to-analog converter with a dynamic range of + 5 volts.

A set of programmable parameters is defined to allow the AN/UYS-1 software to configure the OSCBH digital-to-analog converter section to a particular Bulk Store memory configuration. These parameters are the Bulk Store Initial Address (defining the beginning address of the D/A block), number of D/A channels active in the OSCBH, length of a D/A channel block in Bulk Store and the Real Time Clock Interval. The four parameters are transferred to the OSCBH over the 16-bit External Data Bus.

An important requirement for any waveform simulation is to provide continuous waveforms without any breaks. A first step is to provide either a means of automatically recycling the D/A section or issuing an interrupt to the AN/UYS-1 and having the software restart the D/A's. In any case, an interrupt notifying the AN/UYS-1 that the BS buffer has been exhausted and new data should be loaded was found to be a necessary requirement. The time necessary to field the interrupt, reload the D/A Bulk Store block and transfer the parameters over the EDB bus was determined to require too much processor time. A compromise technique was used in which an interrupt is issued to the AN/UYS-1 to update



<sup>\*</sup> BA = D/A BASE ADDRESS

FIGURE 2 D/A BUFFER CONFIGURATION

<sup>\*\*</sup> BL = D/A BUFFER LENGTH

bulk store memory while the OSCBH automatically reloads its parameters and starts a new cycle. To further preclude data dropouts the D/A section of the OSCBH was assigned a higher priority than Random Number Generator. This will be expanded in a later section.

In addition to the D/A converter, a low-pass filter is also required to correct for the  $\sin x/x$  attenuation of the Digital-to-Analog Converter from dc to 2.5 KHz. The filter and other specifications for the filter are found in Appendix A. Due to the space limitations in the OSCBH enclosure, the  $\sin x/x$  filters were designed into the OSC Applications Hardware enclosure.

## RANDOM NUMBER GENERATOR

The Random Number Generator (RNG) section of the OSCBH is required to provide the following characteristics:

- a. Generate a 32-bit uniformly distributed random number every 400 nanoseconds.
- b. Generate 2 16-bit Gaussian distributed random numbers every 400 nanoseconds.
- c. Generate 4 8-bit Gaussian distributed random numbers every 400 nanoseconds.

(The 400 nanoseconds constraint is imposed by the AN/UYS-1 ECDB requirement for transferring a 32-bit word.)

Three parameters are required to be transferred to and from the OSCBH. As with the D/A section, the initial Bulk Store address and block size are required to be loaded into the OSCBH. The third parameter is the Random Number Generator 39-bit seed which can be either loaded into the OSCBH or read by the AN/UYS-1. This feature allows the simulation software to generate and store a continuous set of random numbers.

The RNG section of the OSCBH will not generate an interrupt to the AN/UYS-1 when it has finished generating the requested amount of random numbers. Instead, a bit in the status word will be used to signify if the RNG is busy.

Finally, because the D/A section requires top priority, the random number generator must have a provision to be interrupted by the D/A section or hold off activation until the D/A section relinquishes control of the OSCBH.

## ACTIVE PING RECOGNITION

This feature was added to provide the means of simulating a DICASS buoy. Ping trigger inputs to the OSCBH are provided which generate an interrupt when any of the four ping trigger inputs are toggled. The RF channel of the trigger input is stored into the status word of the OSCBH and then the status word is read by the AN/UYS-1 in response to the interrupt.

## STATUS AND CONTROL

In addition to the parameters given in the D/A and RNG, two additional registers are required: a status register and a mode register. As with the other parameters and/or registers previously discussed, these registers must be accessible over the EDB. The OSC status register provides the status of the OSCBH. The information provided by the register is the source of the interrupt (D/A or Ping trigger), RNG status (busy or not busy), and any errors encountered in transferring data over the ECDB (illegal Bulk Store Address, Double ECC error or ECDB parity error). The mode register is used in two ways: activation of an OSCBH subsection (i.e., D/A and/or RNG) and operating mode of each subsection (i.e., 8-or 16-bit D/A samples).

#### CHAPTER 2

#### MODULE DESCRIPTION

The Output Signal Conditioner - Basic Hardware (OSCBH) configuration is presented in Figure 3. The circuitry has been divided into six basic modules,

- a. External Data Bus/Real Time Clock
- b. Bulk Store Address Generation
- c. Random Number Generator
- d. Digital-to-Analog Converters
- e. Basic Hardware Control
- A. EXTERNAL DATA BUS/REAL TIME CLOCK (EDB/RTC). This module interfaces to the EDB of the AN/UYS-1 and is responsible for generating all timing sequences for that bus. The EDB bus operation can be found in Ref. 1, and is reproduced in this report as Figure 4. OSC External Register Addressing decode and strobe circuitry is located in this section. A word counter is also implemented in conjunction with the decoding circuitry for generating consecutive word count pulses for transferring the parameters shown in Table 1. Parity generation and checking for the EDB bus is also located in this module. The programmable Real Time Clock is located in this module and is used to provide the sampling pulses for the D/A module (to be described later). The real time clock interval is software programmable by the AN/UYS-1, refer to Table 1.
- B. BULK STORE ADDRESS CENERATION. This module contains the bulk store address generation logic for the D/A and RNG modes of the OSCBH. Figure 5 shows the subdivisions of the modules. Figure 5 is broken down into the two Augat circuit cards, BSAG1 and BSAG2. Also included in this programare the buffers and registers corresponding to the A/D hardware which was not required in this system configuration. All the parameters transferred to the OSCBH to the Bulk Store Address Generator are double buffered to prevent data dropouts. The address generation is performed in two ways, depending on the mode of operation the OSCBH is selected.

<sup>&</sup>lt;sup>1</sup>IBM, "Proteus Analyzer Unit Final Maintenance Manual," IBM 76-539-001, pg. 3-368.

RACK SLOT NUMBER												
1	3	5	7	9	11	13	15	17	19	21	23	25
RNG	RNG CONTROL	A/D	A/D CONTROL	D/A 16-23	D/A 8-15	D/A 0-7	D/A CONTROL	BSAG CONTROL	BSAG 2	BSAG 1	EDB/RTC	SPARE





FIGURE 3 OUTPUT SIGNAL CONDITIONER BASIC HARDWARE BLOCK DIAGRAM


## READ TIMING (AT EXTERNAL- REGISTER)



\*For minimum CP cycle, X\$150ns (Note: Time from Tristate driver gate signal to output onto EDB is 80ns; thus, gate signal must follow select by 70ns for minimum CP cycle).

\*\*For X < 150ns, Y = 350ns (Y increases in 100ns increments; e.g., 150ns  $\langle$  X  $\leq$  250ns, Y = 450ns).

## WRITE TIMING (AT EXTERNAL REGISTER)



Deskewing of SEL and DATA must be performed by external register or trailing edge of SEL used as strobe.

FIGURE 4 EXTERNAL BUS TIMING




FIGURE 5 OSC OPERATING PARAMETERS AND BULK STORE ADDRESS GENERATION

In the D/A mode, addresses are generated by first loading the initial address into the BS ADR REG which points to the first D/A channel in Bulk Store. After this double word is received, the contents of the BS ADR REG is added to the contents of the D/A Buffer Length Buffer to address the same element in 2nd D/A buffer in Bulk Store. This procedure is then repeated until the buffer counter (number of D/A channels) has counted down to zero. At this point the D/A WD CTR (Word Counter) is decremented by one indicating that all the channels have been updated. When the D/A WD CTR (D/A Word Counter which keeps track of the data words read from any one D/A buffer) decrements to zero, the D/A BUFF LENGTH BUFF and the D/A BUFF CNT BUFF are loaded from their respective registers to begin the count again. Also the initial address is loaded into the D/A ADR CTR from the D/A INIT ADR REG allowing the D/A sequence to begin at the initial location in the new D/A Bulk Store buffer.

The addressing sequence for the RNG mode utilizes only the RNG WD CTR and the RNG buffer length is loaded from the RNG BUFF LNG BUFF into the RNG WD CTR. The operation of the RNG only requires incrementing the address counter through a contiguous area in memory until the RNG WD CTR counts down zero. At the end of the block, the RNG address logic shuts down until a new request is made with a new set of address parameters. This operation is only performed on demand.

- C. RANDOM NUMBER GENERATOR. The Random Number Generator (RNG) was incorporated into the OSCBH as a completely separate unit with the RNG operated via the control logic of the OSCBH. Figure 6 shows the architecture of the RNG (the implementation design will be discussed in a later section). Because this module only incorporates the random number generator, no addressing or counting capabilities are included (this function is performed in the previous section). To generate random numbers, the RNG module has a programmable 39-bit register (Main Reg in Figure 6) from which a block of random numbers are to be generated. After a block of random numbers have been generated, the final value in the Main Register can then be read over the EDB by the AN/UYS-1. By reloading the RNG with this value a new block of data can be generated which would be continuous with the previous block. To transfer random numbers to AN/UYS-1, two parallel registers are used (Figure 6). The SEC REG (Secondary Register, Figure 6) is used to build a 32-bit output word from the random number generator. After a 32-bit word is constructed, it is loaded into the OUTPUT REGISTER for transferring to Bulk Store. In this manner, the RNG is operated in a pipeline sequence to meet the speed requirement. Control for loading and reading the Main Register contents is done by the AN/UYS-1 programmer via the EDB/RTC interface board. The OUTPUT REGISTER strobe for putting data onto the ECDB is generated on the OSCBH Control Board.
- D. <u>DIGITAL-TO-ANALOG CONVERTER</u>. Figure 7 is a block diagram of the D/A subunit. Each 32-bit Bulk Store word is first latched into the ECDB latch and then gets stored into the D/A Memory. Depending on which half of the 64-bit double word was received, the 32-bit word is stored into either the lower half of memory (address space 0 31) or the upper half of the memory (address space 32 63). Therefore memory address bits 0 4 correspond to the channel number and bit 5 represents the upper or lower 32-bit word, i.e., channel 0 is equal to address 0 and address 32. After the memory is loaded with the required amount of data for updating the number of D/A channels, the D/A memory is cycled such that the samples are transferred to the Data Latches on the D/A boards. The latches are updated every Real Time Clock pulse.





FIGURE 6 RANDOM NUMBER GENERATOR OVERALL FUNCTIONAL DIAGRAM



e programment og betyde storre folkstigten omstander storre folkstigen om en betyde i skriver og en en skriver

FIGURE 7 D/A BLOCK DIAGRAM

E. BASIC HARDWARE CONTROL. This section is required to generate the ECDB timing and control sequences necessary to transfer data to and from Bulk Store. The timing diagrams are shown and reproduced in this report as Figure 8. Another function performed by this section is the generation of a series of initialization pulses to load the separate counters in the Bulk Store Address Generation logic at power up. The OSC BH status and mode registers are also located in this module. (Tables 2 and 3 show the bit assignments for these registers.) The remainder of the logic is concerned with the sequencing and control of the D/A and RNG subunits with the D/A section receiving a higher priority than the RNG.

Ibid., pg. 11.

TABLE 1 EXTERNAL REGISTER ASSIGNMENTS

EXTERNAL REG/WOI	RN D/A High Order Initial Address	EDB OPERATION	BITS USED
78/0	D/A High Order Initial Address	WRITE	8-15
78/1	D/A Low Order Initial Address	WRITE	0-15
78/2	Number of D/A Buffers	WRITE	8-15
78/3	D/A Buffer Length per channel	WRITE	0-15
79/0	A/D High Order Initial Address	WRITE	8-15
79/1	A/D Low Order Initial Adress	WRITE	0-15
79/2	Number of A/D Buffers	WRITE	8-15
79/3	A/D Buffer Length per channel	WRITE	0-15
7A/0	RNG High Order Initial State	READ/WRITE	0-15
7A/1	RNG Mid Order Initial State	READ/WRITE	0-15
7A/2	RNG Low Order Initial State	READ/WRITE	0-6
7A/3	RNG High Order Initial Address	WRITE	8-15
7A/4	RNG Low Order Initial Address	WRITE	0-15
7A/5	RNG Buffer Length	WRITE	0-15
7B	DASS OSC STATUS	READ	0-15
7C/0	OSC MODE REGISTER	WRITE	0-15
7C/1	OSC RTC INTERVAL	WRITE	0-15

TABLE 2 OSC STATUS REGISTER






TABLE 3 OSC MODE REGISTER








FIGURE 8 ISC TIMING REQUIREMENTS

#### CHAPTER 3

### THEORY OF OPERATION

## D/A OPERATION

The operation of the D/A section of the OSCBH is shown in the flowchart in Figure 9. This flowchart gives a functional sequence of the operation of the D/A converter. A detailed analysis will expand on this flowchart.

The initial process involves "setting up" the required parameters for the D/A control section. Table 1 shows the word assignments for the D/A parameters utilizing external register address 78. The circuitry that decodes the address and sends out the appropriate load pulse is on the EDB/RTC board. Figure A-12 shows the decoding circuitry and word counter, where C26\* contains the write decoder and A33 and E33 the word counter logic. (The read and write operations are performed on the EDB bus in accordance with timing diagram, Figure 4.) This word counter is used to keep track of successive reads or writes to an external OSCBH register. The actual load signals are generated on Figure A-13 by NORing a count signal with the LDXR78 signal. The resultant signals are LDXR78/0 (first word, where the /0 signifies which word), LDXR78/1, LDXR78/2, and LDXR78/3. These signals are used to load the following registers respectively, D/A High-Order Initial Address (C41 on BSAG 1 board, Figure A-7), D/A Channel Counter (L42 and N42 on the BSAG2 board, Figure A-9) and D/A Buffer Length Register (G41 and E41 on BSAG2 board, Figure A-9).

The next step in the sequence is loading the mode register. The address is decoded via the same circuitry on the EDB/RTC board by J1-C (Figure A-13), strobing the data into the mode register located on the BSAGC board (at location R1 Figure A-6).

After the parameters and mode are stored, the RTC interval is loaded which also initiates the Real Time Clock. The RTC interval register load pulse is generated on the EDB/RTC board by J9-F (Figure A-13) and is labeled LDXR7C/l. This signal loads the interval register on the EDB/RTC board, locations L1 and L12 (Figure A-14), programming the four MC 4018 counters to generate the required RTC pulse period.

With the counters programmed, the first RTC pulse is used to initally transfer the D/A parameters from the storage registers to the active parts of the hardware, i.e., counters, address drivers, etc. This initialization

\*C26 signifies the column (C) and location of pin 1 of the integrated circuit (IC 26) on an Augat<sup>R</sup> circuit board. Also, if a letter follows, i.e., C26-A, this means the A section of an IC if it has more than 1 gate present per package.




FIGURE 9 SEQUENTIAL OPERATION OF D/A LOGIC

circuitry is found on the BSAGC board (Figure A-1). The upper string of flip-flops (R36 and R28) and the serial to parallel register (V33) make up the initialization circuitry. When a RTC pulse arrives, it is first synchronized to the AN/UYS-1 T clocks generating a RTC SYNC, which sets the INIT 2 flip-flop (R28A, Figure A-1) causing the serial to parallel register to generate signals IP1 through IP5. In conjunction with the D/A operation, IP1 loads the D/A Address Counter on BSAG1 (Figure A-7) and the D/A Buffer Counter (channel counter) on BSAG2 (Figure A-9) and IP2 loads the D/A word counter on the BSAG2 card (Figure A-10). The last signal, IP5 is used to initiate the D/A control cycle on the BSAGC (Figure A-2) at C33-13, generating a GO signal. This sets the D/A ACT NOW flip-flop (C9-A on Figure A-4) (the D/A CYC flip-flop [A9-B, Figure A-4] was set high by the first RTC pulse). The IP5 signal triggers a START pulse on DWG A5 that sets the OSC ACT flip-flop (L17 DWG A5) and begins the data transfer operations for the D/A's.

With the TC Generator accivated (OSC ACT flip-flop set), the rest of the circuitry will realize the ECDB timing diagram of Figure 8. The BS REQ and BSM ADR OUT (signal that enables the BSM Address drivers) signals are generated by the START pulse. The two signals, BS REQ and BSM ADR OUT are sent out at TO. Because of the priority defined by the AN/UYS-1 hardware, the OSCBH (the OSCBH takes the place of an ISC unit) receives the highest priority in accessing Bulk Store over the ECDB bus, guaranteeing a maximum of three Bulk Store requests required for each initial access. To signify a successful access, ISC ACK is sent by the AN/UYS-1. This terminates the OSC Bulk Store requests and allows the TC generator to continue with successive time cycles, TC1, TC2, TC3, TC4, and TC5. During TC1, the ECDB R/W signal is sent to the AN/UYS-1 by driver C43-B on Figure A-2 along with the BS ADR OUT (to enable the Bulk Store Address drivers) generated by A44-D on Figure A-2. After a delay of two time cycles (800 nsecs) in which nothing is sent or received over the ECDB, a RD SEL 1 signal is generated by R12-8 flip-flop and sent by the driver J43-A during TC4 (Figure A-3). The requested data is then strobed into the D/A memory buffer (A9, C9, E9, and G9 on the D/A CONT card, Figure A-16) by the OSC DATA IN signal generated by G34 pin 6 on Figure A-2. This operation brings in the first 32 bits of data from Bulk Store. The second 32 bits of dataare strobed in by activating RD SEL 2 (R12-B and J43-B on Figure A-3, BSAGC) during TC5 and using OSC DATA IN to strobe the data into the buffer on the D/A CONT card. This procedure constitutes the initial accessing of Bulk Store. If more than 1 channel of D/A data is requested by the user, the above operation is repeated until a D/A BC = 0 (D/Abuffer count) is generated by L42-pin 13 (D/A Buffer Counter) on BSAG2, Figure A-9. This signal is then delayed by the circuitry on Figure A-5 (BSAGC) (C25-A, E44-A, C33-A, and V9-E, F) so that it occurs after the final 64-bit doubleword of data is received. The D/A Bulk Store address is taken from either the D/A address counters (A41, J43, L43, N43 and R43 on the BSAGL board, Figure A-7) or the BS Address Adder (T1, V1, T13, & V13) on the BSAG2 board (Figure A-8). Before continuing the Bulk Store Addressing circuitry description, a description of the D/A addressing and storage requirements will be reviewed.

The data for the D/A's are stored in Bulk Store as successive blocks of data with channel 0 starting at the first address, see Figure 2 and the rest of the channel blocks following. Referring to Figure 2, the OSCBH coordinates the transfer of a double word of data from the AN/UYS-1 to the D/A memeory. When it is determined that a new double word is required, the first address is generated

from the D/A Address Counter. This address would correspond to . base address. The next double word (corresponding to channel 1) is generated by adding the D/A buffer length to the value in the BS ADR REG (R5 and N5 on BSAG1, Figure A-11). After the first channel's data has been sent, the second and successive address generation is handled by the BS ADR ADDER (BSAG2 board, Figure A-8), BS ADR MPX (BSAG1 board, Figure A-11) and the BS ADR REG (BSAG1 board, Figure A-11), with each successive address resulting from the addition of the buffer length to the previous address. The BS ADR MPX (T19, T43, V19, V43, T7, T31, V7 and V31) is selected by HO MPX and LO MPX (both signals generated by G1 on BSAGC board, Figure A-4) to access the adder results after the initial access was made. This procedure is repeated until the buffer counter has decremented to zero.

The data transfer of the ECDB to the D/A Memory is accomplished on the D/A CONT board. Figure A-15 contains the ECDB INPUT BUFFERS (A9, C9, E9, and G9) and the D/A Data Memories (A20, D20, G20 and K20). Two strobe pulses are required per Bulk Store address in order to clock in a 64-bit double word off the 32-bit ECDB bus. Each strobe pulse has the dual role of strobing data first into the ECDB INPUT BUFFER and then into the D/A DATA MEMORY. The addressing of the D/A MEMORY is accomplished by the D/A OUTPUT COUNTER (A35 and C35 on Figure A-16) and DMA2 (Data Memory Address 2, Figure A-19) which are both generated on the D/A Control Board. The D/A Output Counter generates DMA (D/A Memory Address) bits 3-7, which defines the buffer count (corresponding to the D/A channel number) and DMA 2 (bit 2) which is used to identify either the first or second of a double word.

After the data has been loaded into the D/A DATA MEMORY, memory is read by the D/A's as either 8 or 16 bit bytes of data. This is accomplished by the DATA MULTIPLEXORS on the D/A Cont Card (N1, N10, R1, R10, T1, T10, V1, and V10, Figure A-16). The byte of data is selected by HO and LO DATA SEL which transfers a 16-bit word to the D/A boards. The correct 32-bit word is addressed by DMA-2 which is generated on Figure A-19 (G43 and J44). These signals then address a common byte in the D/A memory during each RTC period. The memory is then incremented via the DMA counter (A35 and C35 on Figure A-16) from D/A data words 0 through 31, with a corresponding load pulse being generated on Figure A-17 for strobing the data into the D/A buffers on the D/A cards. As the D/A memory is being cycled, the appropriate load pulse loads the data into a D/A buffer register to be converted by a D/A Converter. After all the data has been stored, D/A BC = 0 pulse is generated by L42 on the BSAG2, Figure A-9 and decrements the D/A WORD COUNTER (G1, G11, G21, G31 on BSAG2 board, Figure A-10). If the D/A WORD COUNTER does not go to zero, the D/A will repeat the data acquisition sequence (as shown in Figure 9, D/A flowchart). When the counter does count down to zero, a D/A WC = 0 pulse is issued by the D/A Word Counter on the BSAG2 board generating an interrupt for the AN/UYS-1 software and automatically reinitializing the D/A counters. The interrupt is sent to the AN/UYS-1 by G10 and R44 on the BSAGC card (A4). D/A WC = 0 sets bit 0 in the status word (flip flop N9-A on BSAGC, Figure A-6) indicating D/A done. The counters and buffers that get reloaded by this signal are the D/A BS ADR CTR (BSAG1, Figure A-7), D/A BUFFER LENGTH BUFFER (Ll and Ll3 on BSAG2, Figure A-9) and the D/A WORD COUNTER (G1, G11, G21, and G31 on BSAG2, Figure A-10).

<sup>\*</sup>The D/A Buffer Counter is decremented at the very beginning of a D/A data cycle (TO of TCO).

The D/A control then repeats the complete sequence using the new parameters to generate new D/A signals.

## RNG SYSTEM DESCRIPTION.

The Random Number Generator (RNG) designed for the OSCBH is based on a previous design done at NSWC/WOL. This random number generator is based on a 39-bit shift register. Bits 38 and 34 of the shift register are Exclusive-ored and shifted into the MSB (bit 0) until a 16-bit uniformly distributed random number is generated. The Gaussian distributed numbers are then formed by adding bits 0-3 to bits 4-7 and bits 8-11 to bits 12-15 with bits 26 and 27 used as the carry in's into the adders respectively. These five bit sums are added together and bit 28 is used as the carry in. This six bit sum is used as the high order six bits of the Gaussian random number and bits 16-25 are used as the lower ten bits. This technique was found to provide an excellent means of generating random numbers and was selected for this application.

The OSCBH implementation of this design required a drastic increase in operating speed. To obtain the speed, the serially operated shift register needed to be modified. Figure 6 shows the architecture designed to implement the high speed random number generator. The shifting operation was performed by using a bank of Exclusive-or gates feeding back the transformed uniform 32-bit random number back to the main register. Thirty-six bits of the main register are exclusive-ored to give a 32-bit uniformly distributed number per clock pulse. The desired random number (which gets stored into the secondary register (SEC REG) is then formulated via the output multiplexor (OUTPUT MUX) to be either a 32-bit uniform, a 16-bit Gaussian distributed random number. From Figure 6 the summing logic described above for the previous design was implemented in a similar manner in this design.

Returning to Figure 6, the first step of the RNG operation entails loading the Main Register via the Input Multiplexor. This is performed by strobe pulses LDXR7A/0, LDXR7A/1, LDXR7A/2. Upon receipt of LDXR7A/3 (Table 1), the EDB bus is locked out and the serial register loop is implemented. The RNG sequence is initiated when the RNG is activiated by the BSAGC. The next operation is dependent on the RNG mode selected, a 32-bit uniformly distributed Random number, a 16-or 8-bit random number with a Gaussian distribution.

The 32-bit uniform mode only requires one 32-bit "shift" operation to be performed per 32-bit output word. After a shift operation the data in the Main Register is clocked into the Secondary Register during T1' (TX' defines a pulse that delayed 60 nsecs from the AN/UYS-1 TX signal and 40 nsecs wide and X is 0, 1, 2, or 3). This is the first half of the 64-bit word. At T2 the random number generator sequence is started for the second 32-bit word. To provide a place for the new word to go, the output register is loaded with the first 32-bit random number at T3. At the next T1', the second 32-bit word is loaded into the secondary register. The random number generator then waits for an ISC ACK to occur before a new 64-bit (two 32-bit words) double word sequence is initiated. After an ISC ACK is received from the AN/UYS-1, the second half of the word is loaded at T3 in order to be transmitted during the second half of the write cycle. In this way the Random Number Generator produces two 32-bit words at a time. See Figure 10 for timing details.

The 16-bit Gaussian mode requires two 32-bit "shift" operations per 32-bit word or four 32-bit shift operations per 64-bit double word. The sequence is initiated in a similar manner as above except that the adder is used to generate Gaussian data. After each shift a 16-bit word is loaded in the secondary register during T3 and T1' (see Figure 11). Then at T2 the sequence for the second 32-bit word (second half of 64-bit double word) is begun allowing the output register to be loaded at T3. At T3' the first half of the second word is loaded into the secondary register. After the secondary register is loaded, a new 64-bit sequence will not begin until an ISC ACK is received from the AN/UYS-1 in a similar manner as the previous operation.

The 8-bit gaussian mode requires four "shift" operations per 32-bit single word or 8 "shift" operations per 64-bit double word. The sequence is initially shifted a T2' with the first 8-bit byte clocked into Secondary Register at T3'. The next shift is at T3' and loaded into the Secondary Register and so on until the secondary buffer is full. At T3', (after the 8-bit word is loaded), the second half of the 64-bit double word sequence is begun. At T3 the output buffer is loaded from the secondary register. When T3' arrives (60 nsec after output buffer is loaded), the first 8-bit byte is clocked into the Secondary Register. When the Secondary Register is full and an ISC Acknowledge has been received from the AN/UYS-1 a new 64-bit double word generation sequence will begin (Figure 12).

All of these modes of operation require 450 nsec to generate the initial 32-bit Random Number from receipt of a Random Number Generator active command from the AN/UYS-1. This condition is accounted for by the operation of the control logic on the BSAGC board for generating the initial RNG block address.

An EDB Read Operation is implemented to allow the AN/UYS-1 to load the last 39-bit word used by the Random Number Generator into memory via the EDB bus. This operation can only occur when the Random Number Generator is off.

A method is utilized by the RNG to generate continuous blocks of random numbers. Whenever the RNG has been loaded via the EDB, the first operation is a shift operation. The output byte is generated from this initial shift. Continuing this process until the last word is generated, the main register contains a 39-bit word that has already been operated on. This is the 39-bit word read by the AN/UYS-1. Therefore, the AN/UYS-1 memory contains the last word used by the RNG. When the RNG is reloaded with this last word, the sequence will begin by first shifting the 39-bit word and then generating the random number. In this way, the random number generator will provide a continuous stream of data with no breaks between blocks.

## RNG CONTROL LOGIC DESCRIPTION (RNG2)

All the descriptions that follow will require reference to the timing diagrams for the three RNG modes.

Figure A-25 contains the logic for using the main register. The four cycle flip flops are used to load the main register during the generation mode. The RNG is intially started when RNG ON is received from the BSAGC. This sets the init flip flop and transmits an init pulse at T2' (definition of this pulse is




FIGURE 10 RNG TIMING - 32 BIT UNIFORM MODE D/A'S NOT ACTIVE




FIGURE 11 RNG TIMING - 16-BIT GAUSSIAN MODE D/A'S NOT ACTIVE




FIGURE 12 RNG TIMING - 8-BIT GAUSSIAN MODE D/A NOT ACTIVE

on Figure A-26). Then, when the RNG is active, it "shifts" the main register by reloading it from the bank of Exclusive-or gates. Continuing the cycle sequence to cycles 2, 3, and 4 depends on the mode selected. The LD, HO, LD MO, and LD LO signals provide strobes for the segmented main register.

Figure A-26 has the pulse generators for TO', T1', T2', and T3', and control flip flops. The T clocks are generated 60 nsec after the AN/UYS-1 T clocks with a 40 nsec duration. These clocks are used in conjunction with the AN/UYS-1 clocks to provide sequential operation of first loading the main register and then the secondary register. Therefore, whenever a T' clock is discussed it stands for a pulse generated 60 nsec after the designated T clock and 40 nsecs wide. The three flip-flops have various operations. The RNG GO flip flops, synchronizes RNG ACT NOW (generated by LDXR7C/O with RNG set) to T2. This is used to synchronize the operation of the RNG to the address generation logic on BSAGC. After this signal goes high, 600 nsecs of time is available to generate the first 32-bit random number. The EDB OUT signal is used to signal the output drivers that the RNG is off and the 39-bit data word can be sent out over the EDB to the AN/UYS-1. The LD/GEN FF indicates the span of time from LDXR7A/O to LDXR7A/2 for loading the main Reg. The RNG ON FF is used to turn the RNG control logic ON. This flip-flop gets reset when the word counter is zero.

Figure A-27details the output buffer and the secondary register load logic. The output register load logic in the left hand corner produces two signals, SEQ INIT and LD OUT BUFF. The SEQ INIT signal is generated during T2' (whenever LD 4 occurs within the window of T2) and is used to initiate another Random Number sequence. At T3, LD OUT BUFF is generated to transfer the data from secondary register into the output register.

The ISC ACK flip flop is used to signify that the first 32-bit word has been successfully written to the ASP and the second 32 bit can be loaded into the output register for transfer. The secondary register load controller is used to load the secondary register in the correct sequence (depending on the mode) whenever the MUX ENABLE signal is low. The SEC TIME FF is set by sampling the CYCLE 1 FF at T3 to determine if there is an active cycle. Figure A-28 is the schematic of the secondary and output registers used. As can be seen, the secondary register is divided into four, 8-bit bytes to be loaded individual or at once (depending on the mode). The WC CHECK FF is used to indicate a continuation situation in the RNG and therefore transfer whatever is in the output register for the first word.

The timing diagrams for 8-bit Gaussian, 16-bit Gaussian and 32-bit uniform random number modes are shown in Figures 10, 11, and 12.

## RNG - AN/UYS-1 INTERFACE

This section describes the operation of the RNG (Random Number Generator) and the OSCBH interface control circuitry. On the Output Signal Conditioner Block Diagram (Figure 3), the RNG encompasses two cards in the rack. The RNG-AN/UYS-1 interface logic is used to interface the RNG with the AN/UYS-1. To help visualize the system operation, a flowchart of the sequence for generating a random number is shown in Figure 13. The following description describes the RNG-AN/UYS-1 interface logic.

The initial step in the sequence is loading the RNG parameters (given in Table 1) into the OSCBH. The first three words transferred comprise the initial state of the RNG and are loaded into the MAIN REGISTER. The next two words make up the initial BS address and are stored on BSAG2 card (A9, V31, and V41). As with the D/A section, the load pulses for these latches are generated on the EDB/RTC card. This procedure entails decoding the address on the EAB (External Address Bus) and keeping track of the successive accesses. The decoding of the address is performed by C26 on Figure A-12 and the word count is generated by A33 Figure A-12. The final load signals are generated by NORing LDXR7A (C26 signal) with WC = 0 through WC = 7 (generated by A33 and E33). The NOR gates are located on the EDB/RTC card (Figure A-12, IC's J9 and J1) and are labeled LDXR7A/Y where Y denotes the word counter value.

The first signal generated, LDXR7A/O, sets a flip flop on RNG Control Card (A26, E10) called LD/GEN. This signal is used to load the main register with the initial state (from the EDB bus). LD/GEN generates LDHO on RNG2 (A25) which loads the High Order 16 bits of the state into the High Order Section of the Main Register(V19, V20, V21). LDXR7A/l generates LDMO on RNG2 (A25) and loads the middle 16 bits of the state into the second part of the Main Register (V15, V16, V17 on A20). Finally LDXR7A/2 generates LDLO on RNG2 (A25) and loads the final 7 bits of the state. The next two load pulses, LDXR7A/3 and LDXR7A/4 load the RNG Initial Address and gets stored on BSAG1 (FigureA-7 IC's C17, E17, and G17). This address is transferred to the RNG BS Address counter (Figure A-8 and A17, J19, L19, N19, R19) on the falling edge of LDXR7A/4. The final parameter, buffer length, is stored into V31 and V41 (Figure A-9, BSAG2).

After the parameters have been loaded, the mode register (XR7C) is loaded with the type of random numbers desired (32-bit uniform, 16-bit Gaussian or 8-bit Gaussian) and RNG ACTIVE bit set. The RNG Active signal is set at the RNG ACT flip flop, El-A (RNG ACT) on Figure A-4, BSAGC, to a 1 (and RNG ACT to 0), signifying that the RNG is busy. RNG ACT is brought out to the user as bit 2 in the status word. Upon loading XR7C another pulse is generated, RNGON (A25-8, Figure A-4). Because of the set up time requirement for the RNG, a time delay is required to set up the first two RNG words in the pipeline. RNG ON pulse is used to turn on the TC generator via the START SYNC and START flip flops on Figure A-2. The time delay is obtained when the RNGON flip flop is clocked at TC1. The delay achieved would then be at the least 600 nanoseconds which is used to preset El-6 (RNG ACT NOW flip flop on Figure A-4). The activation of the RNG ACT NOW flip flop initiates the control sequence for sending data to Bulk Store.

The first in the control sequence for transferring data to Bulk Store is the activation of the TC generator (L25 on Figure A-2, BSAGC). This generator creates the time cycles involved in realizing the interface requirements of Figure 8. The TC generator is started via the RNGON pulse as described above. The initial Bulk Store address is loaded by the First Access flip flop, E33-B, on Figure A-5 (BSAGC). This flip-flop is set by RNG ACT NOW causing the address to be loaded 400 nsecs before it is needed which allows the address to be read at the beginning of the next write cycle. The BS REQ signal is generated by N17 (BS REQ FF, Figure A-2 on BSAGC) and driven to the ASP with C43A on Figure A-2. The BSM (Bulk Store Module) address driver (address drivers reside on BSAGI, Figure A-11, A1 & C1) enable pulse is generated by A44-D (BS ADR OUT) on BSAGC,




FIGURE 13 RNG CONTROL LOGIC

Figure A-2. The ECDB R/W driver is enabled by N33-F (ECDB R/W OUT) on BSAGC, Figure A-2. The WRT SEL 1 and WRT SEL 2 lines are set and coordinated by T12-A, T12-B, J43-B on Figure A-3 on BSAGC. Finally, the ECDB data drivers (located on RNG2) are enabled with OSC DATA OUT, V17-12 on Figure A-3 (BSAGC). These control signals described are used to send data and control signals to the AN/UYS-1.

The signals sent to the OSCBH are ISC ACK, ILLEGAL BS ADDR, ECDB PTY ERROR and double ECC ERROR. The first signal, ISC ACK, is used by the OSCBH to generate CC2 (Clear Control 2, on BSAGC, Figure A-2). CC2 resets the BS CYC REQ and BS REQ flip flops (N17-A and N17-B on Figure A-2) signifying that a successful access has been made. Then by resetting and setting the BS CYC REQ flip, a write cycle would be defined. The reason for the TC generator's dependence on BS CYC REQ is the possibility of conflicts within the AN/UYS-1 in which case the first OSC BS REQ may not be recognized. If an ISC ACK is not received by N17-A (BS CYC REQ flip flop, Figure A-2), TCO is stretched resulting in retransmission of the BS REQ and BS Address until one is received. Upon receipt of an ISC ACK the TC generator continues to TC1 completing the write operation.

The actual control operation of the OSCBH during a write operation encompasses the coordination of the parameter counters. The RNG BS ADR COUNTER on BSAG1 (Figure A-8, J19, L19, N19, and R19) is decremented by DEC RNG WD CTR (generated at G10-6 on BSAGC Figure A-4). The RNG WORD COUNTER on BSAG2 (Figure A-10, E1, E11, E21, E31) is also decremented with DEC RNG WD CTR with RNG WC = 0 being generated when the count goes to zero (BSAG2 Figure A-10). This signal signifies that the block has been completed and the RNG is to be shut down. To allow the last cycle to complete, RNG WC = 0 is delayed on BSAGC (Figure A-5, E25) to occur 700 nanoseconds into the final WRITE CYCLE. This signal, RNG WC = 0 DEL, shuts down OSC ACT flip flop (L17) and the TC GEN (L25) on BSAGC, Figure A-2 and also resets RNG ACT NOW flip flop (E1) and RNG ACT (E1) on BSAGC, Figure A-4. By resetting RNG ACT, bit 2 in the status word (7B external register) is set, signifying that the RNG is "NOT BUSY".

This would complete the transission of a block of data to the AN/UYS-1.

### RNG-D/A CONFLICT DESCRIPTION

The discussion up to now has described the operation of the Output Signal Conditioner with only one mode active at any one time (i.e., D/A's active or Random Number Generator active), but unfortunately this is not always the case. When the system is used in a real time simulation situation, the D/A's will be running continuously, providing analog signals for external use, and the RNG would be used on demand to generate blocks of data for the simulation computation. There are two conditions of conflict: a. The D/A section is accessing memory (D/A ACT NOW is high) and the RNG needs to be activated (load XR7C (mode) with RNG ACT bit set) and b. the RNG is active and the D/A section has to access memory to get new data from Bulk Store. Due to the requirement that the D/A output should be continuous, the D/A section has priority over the RNG. This entails for case (a) that the RNG would be started after the D/A section has finished and for case (b) that the RNG would be shut down long enough for the D/A section to finish it's data transfer and then be restarted.

The control circuitry that coordinates these two cases is located on BSAGC. For case (a), the condition of the OSCBH before the RNG activation signal is received is represented by the D/A ACT NOW flip-flop (C9-A on FigureA-4) being set and ACT CYC is high (A25-6 on Figure A-4) or ACTCYC is low (A17-4 on Figure A-4). When a LDXR7C/O (load mode register) is received with Bit 3 of the mode word set (RNG ACTIVE bit), the RNG ACT flip flop (E1-A on Figure A-4) is set. The RNG ACT NOW flip flop (E1-B on Figure A-4) is used to indicate the status of the RNG request of the RNG request in the OSCBH. From the previous description of the RNG-AN/UYS-1 control logic without the D/A section being active, RNG ACT NOW would be set (activating the RNG). To resolve the conflict of case (a), the RNG ACT status bit would be used to turn on RNG ACT NOW whenever the D/A section gets done, (E1-B (RNG ACT NOW flip flop on A-4)uses RNG ACT for the D input). The strobe signal used to signify the end of a D/A access cycle is D/A BC = 0(D/A buffer count (number of channels) = 0), which ripples through E17-B, J17-C, and finally G18-8 (Figure A-4) to clock the input of the RNG ACT NOW flip flop. In this way, the RNG is activated after the D/A has finished its cycle.

For case (b), an orderly shutdown of the RNG is needed before the D/A section is activated. To realize this condition the generation of an RNG HALT signal at each RTC pulse was implemented. This pulse would first shut the RNG down and then ripple through the ACT NOW flip flops (D/A and RNG) to determine if the D/A needs servicing. In this way, if the D/A's needed servicing, the RNG HALT is used to set D/A ACT NOW flip flop (C9-A). If the D/A's don't require servicing, the RNG ACT NOW signal would be set 40-60 nsecs after the HALT pulse was issued. Because of the short delay caused by the RNG HALT signal relative to the logic on the RNG control load, the RNG would continue generating random numbers as if there was no interruption. To guarantee no RNG dropouts, the RNG HALT pulse is generated at the end of a 64-bit random number WRITE CYCLE. The operation of the RNG HALT pulse is used to restart the TC generator and its associated circuitry by setting G44 (START SYNC and START flip flops) on Figure A-2(the RNG HALT pulse is transformed into TRANSITION HALT by E44-D on Figure A-2) thereby starting the OSCBH in a completely new cycle when the D/A converters need servicing. The timing diagram shown in Figure 14 shows the effect of the shut down procedure generated by the OSCBH control board on the RNG control logic.

In this way the two functions of the OSC conflicts are resolved without sacrificing a great deal of speed in the RNG.




FIGURE 14 RNG TIMING (8-BIT GAUSSIAN MODE) D/A'S ACTIVE

A STATE OF THE STA

#### CHAPTER 4

### CONSTRUCTION AND PACKAGING

The OSCBH was constructed and packaged with standard wire-wrap techniques and components. This method was taken to ease development time and cost. Standard Augat $^R$  components were chosen for the racks, backpanel, and circuit cards. To limit cabling problems and complexity, ribbon cable was chosen to interface the signals between the AN/UYS-1 and the OSCBH.

The two main busses that were extended to the OSCBH were the Error Corrected Data Bus (ECDB) and the External Data Bus (EDB) from the AN/UYS-1 Input Signal Conditioner (ISC) main-frame connectors. The length of the ribbon cabling was chosen to be five feet. Appendix B contains the wire lists of the ribbon cable connection. The signals were arranged so that at least one ground wire separated every signal line. The cable was terminated at the AugatR rack backplane with ribbon cable dip sockets. Upon termination, the ribbon cable sockets translates the grounds and signals onto opposite lines. This method was selected because the Augatk backplane was found to provide a handy means of grounding one row of the socket. If you look at an AugatR backplane, it is constructed such that you have an empty connector slot between each connector position. This is done to accomodate the double width Augat<sup>R</sup> boards (the AugatR pins require the extra width). To ground the cable socket, a metal "comb" is inserted into the corresponding empty slot column and then grounded. In this way, when the socket is inserted onto the backplane, all the grounds between the signals are grounded. Figure 15 shows the backplane socket layout.

The wiring lists for the backplane circuitry are contained in Appendixes B and C. The pin assignments for each  $Augat^R$  card are contained in Appendix D.

Finally, the connector layouts for the Output Signal Conditioner Basic Hardware enclosure are shown in Figure 16.




FIGURE 15 AUGET GROUNDING SCHEME




FIGURE 16 BASIC HARDWARE I/O

## CHAPTER 5

### DIAGNOSTIC SOFTWARE

# BASIC HARDWARE DIAGNOSTICS

This set of diagnostics is used to check the Basic Hardware circuitry, specifically the RNG and D/A subsections. The diagnostic program has four basic objectives, to test the RNG and D/A sections alone, to test conflicts within the OSCBH when the RNG and D/A's are both enabled, to test OSCBH interference with AN/UYS-1 operation and finally to test AN/UYS-1 interference with OSCBH operation. Figure 17 is a flowchart of the Basic Hardware diagnostics. Figure 18 is a flowchart of RNGTES which is used by the Basic Hardware diagnostics to exercise and test the Random Number Generator. A detailed description of the program follows.

From Figure 17, the first two statements transfer a new Program Status Word (PSW) into the New Machine Check PSW location, 6AH, allowing any machine check errors to jump to the interrupt routine in the diagnostic software. The next operation checked is the EDB transfers. These transfers provide the OSCBH with parameters and commands and the AN/UYS-1 program with OSCBH status and RNG condition. The test entails first enabling the Machine Check interrupt hardware in the AN/UYS-1 and then performing some transfers to the OSCBH. If there are any irregularities detected on the EDB, a Machine Check interrupt would be issued. Three types of EDB errors are detected as a Machine Check:

- 1. EDB timeout
- 2. EDB parity error WRITE
- 3. EDB parity error READ

Upon detection of a Machine Check interrupt, the program jumps to a DIAG 0,0,0 instruction which effectively stops the processor and allows the condition of the AN/UYS-1 to be accessed using the maintenance panel. The OSCBH operations performed are setting the OSCBH mode to 0 (Write operation), reading the OSCBH status and reading the RNG seed. After these operations are performed the Random Number Generator is tested. For this, the machine Check interrupt is still enabled but a new Input Signal Conditioner (ISC) New PSW is loaded into location  $7C_{\rm H}$  to allow the AN/UYS-1 to field OSCBH interrupts.

The first test checks to see if the correct seed is loaded into the RNG. This is performed very simply by writing a seed into the RNG and reading it out again before the RNG is started. A comparison is then made on what was sent to what was read from the RNG, stopping execution whenever the two do not match. This test checks the EDB receivers and drivers in OSCBH. The External Address





FIGURE 17 BASIC HARDWARE DIAGNOSTICS (1 OF 3)






FIGURE 17 BASIC HARDWARE DIAGNOSTICS (3 OF 3)




FIGURE 18 SUBROUTINE RNGTES

Bus (EAB) word counter logic is tested next to determine if the counter is reset only when a different OSCBH address is issued. The test sequence is to transfer the High Order Random Number seed, read the AEC STATUS (EXT REGISTER 63) and transfer the Middle and Low Order seeds and read the 39-bit seed back from the RNG for comparison. If an error is detected (seed does not match), the program stops and allows the operator to inspect the registers via the maintenance panel. With the EDB/RTC board verified, the RNG is tested in block mode for each mode in order to see if the data is repeatable. This test is carried out by the subroutine, RNGTES, Figure 18. RNGTES can be run in either block test mode or run mode. An option was added to RNGTES to take into account the operation of the D/A section whenever a block of data is being requested. A variable RNG MASK is used to signify the D/A state whenever RNGTES is called allowing the D/A logic to remain in the same mode whenever the RNG is called. In block testing mode, RNGTES first generates two blocks of data, each 512 full words long. The first mode selected is 8-bit Gaussian. In addition to starting the RNG, RNGTES also checks to see if the RNG is turned on and if the RNG finishes within a reasonable length of time. After the two blocks of data are stored in Bulk Store, the data is then transferred into Program Store for verification. Because the seed was the same for both blocks, the data in one block is compared directly to data in the second block, testing RNG repeatability. As a final check, the last seed is read after each block is generated and compared. This sequence is then repeated for the 16-bit Gaussian and 32-bit Uniform modes. If the block mode is not selected when RNGTES is called, RNGTES will generate only one block of 512 Full Word 8-bit Gaussian random numbers (Run Mode).

Referring to the main flowchart of Figure 17, after the RNG seed has been stored into the RNG and verified, RNGTES is called to exercise the RNG in block mode. The RNG MASK was set to zero in this case because the D/A's were not active when RNGTES was called.

The next section checks the operation of the D/A section of the OSCBH. The method chosen to test this part of the OSCBH requires an oscilloscope to monitor the D/A converter outputs. The data configuration for the D/A buffers is shown in Figure 19.

			_						
8000 <sub>H</sub> .	•	•	•		•	•	•	•	.Square Wave
8100 <sub>H</sub> .	•	•	•	•	•	•	•	•	.Sine Wave
8200 <sub>H</sub> .	•	•	•	•	•	•	•	•	.Random Numbers
8300 <sub>H</sub> .	•	•	•	•	•	•	•		.Square Wave
8400 <sub>H</sub> .	•	•	•	•	•	•	•	•	.Sine wave
8500 <sub>H</sub> .	•	•	•	•	•	•	•	•	.Random Numbers

FIGURE 19 BEGINNING ADDRESS

The square and sine waves are first generated and stored into Program Store and are transferred to Bulk Store in the above pattern. When the square and sine wave patterns have been stored, the RNG is used to fill in the gaps in Bulk Store (RNGTES is called in RUN mode). After all the data has been loaded into Bulk Store, the D/A parameters are loaded into the OSCBH. With the D/A section reading and converting data, the Random Number Generator is tested in the block mode. This case required the RNG MASK to reflect the fact that the D/A subsection was active, and should remain active during RNG transfers. In this way any conflicts between the RNG and D/A sections of the OSCBH are tested. After these tests are finished, Storage Transfer Controller conflicts are monitored by performing Bulk Store to Program Store transfers and vice-versa while the D/A's are active. The data transfer path between Program Store and Bulk Store is tested by first transferring the square and sine stored in Program Store to Bulk Store and then reading the data into Program Store from Bulk Store. With these two blocks of data, a comparison is made on each element. This transfer and block testing is performed five times.

The final set of tests are with the D/A section of the OSCBH only. section activates all 24 D/A channels of the OSCBH and checks the OSCBH interrupt. A new set of parameters is first loaded into the OSBCH to enable all the D/A channels. The pending OSCBH interrupts are then cleared in the AN/UYS-1 queue, the PSW System Mask is changed to allow interrupts and a waiting loop is entered. The waiting loop is programmed to wait for an interrupt until a maximum of one second has elasped. If no interrupt has occurred, the program is stopped. When an interrupt is received, the D/A initial address is changed from either 8100 to 8000 or 8000 to 8100. This change in the initial address causes the waveform to flip-flop during each interrupt received. In this way, an oscilloscope can monitor any of the D/A channels and determine if the interrupt is being sent by the OSCBH and received by the AN/UYS-1. The waveforms can be found in Appendix E. A total of 1800 interrupts are processed by the software, allowing the operator approximately five minutes to check all 24 D/A channels with an oscilloscope. When an interrupt is not received, two things indicate a failure, the waveform on the oscilloscope does not change and the program stops (indicated on the maintenance panel). This test constitutes the final test after which the program terminates by shutting down the OSCBH, clearing any pending interrupts and finally restoring the PSW's to their initial values in locations 7CH and 6AH.

The source program of the diagnostic software is found in Appendix F.

#### CHAPTER 6

## CONCLUSIONS

This report described a particular prototype Output Signal Conditioner Basic Hardware (OSCBH) configuration for a particular Digital Acoustic Sensor Simulator (DASS) system. The design requirements given at the beginning of this report were met by this OSCBH. Also, this unit was constructed using an earlier in-house unit as a model. In the process of transferring the in-house technology to the unit described, a few improvements were made to increase the reliability and performance of the OSCBH. The improvements made were:

- a. The substitution of more reliable connectors for transferring the ribbon cable to the OSCBH backplane.
  - b. Addition of forced air cooling.
  - c. The substitution of Digital-to-Analog Converters requiring less power.

In the implementation of this unit, the method of extending the ECDB and EDB from the AN/UYS-1 to the OSCBH using five foot lengths of ribbon cable with the alternating ground arrangement was found to provide an acceptable signal waveform at both terminations. This was all the more significant because of the 10 megahertz bus operation for the EDCB. The interface debugging only required adjusting the timing and pulse width of certain control signals to compensate for the transmission line effects observed.

Performance of the separate modules within the OSCBH was assessed during construction and debug. The D/A section was easily checked by using an oscilloscope to determine accuracy and continuity (photographs of the observed waveforms can be found in Appendix E). To verify the performance of the Random Number Generator, a simple histogram program was written to put the samples into bins and then display the results. Three plots from the histogram program are given in Figures 20, 21, and 22. Figure 20 shows the 32-bit uniform random number distribution, Figure 21, the 8-bit Gaussian distribution and Figure 22 the 16-bit Gaussian distribution.

The improvements and future effort for the OSCBH will be aimed at three principle areas. The first area of effort will be directed toward expanding the number of D/A channels available from 24 to 32. This entails converting the Augat<sup>R</sup> D/A boards to a printed circuit board type layout in order to fit more boards into the Augat<sup>R</sup> enclosure. The second area will consist of adapting the OSCBH to accommodate new functions. One of these functions will include an Analog to Digital (A/D) unit, which will support 32 input channels. The schematics included with this report show the control logic implemented in this




FIGURE 20 32 BIT UNIFORM MODE HISTOGRAM




FIGURE 21 8 BIT GAUSSIAN MODE HISTOGRAM




FIGURE 22 16 BIT GAUSSIAN MODE HISTOGRAM

unit for future operation and integration with the A/D circuit boards. The final area of effort will deal with interfacing the OSCBH to the AN/UYS-1. A new interface page is being designed and implemented for future AN/UYS-1 STM units which will be capable of supporting high speed transfers to and from the AN/UYS-1 and an external unit. The design effort of the OSCBH would then be directed toward this new interface.

# APPENDIX A

OUTPUT SIGNAL CONDITIONER BASIC HARDWARE SCHEMATICS




FIGURE A-1 OUTPUT SIGNAL CONDITIONER BASIC HARDWARE SCHEMATICS




FIGURE A. 2 OUTPUT SIGNAL CONDITIONER BASIC HARDWARE SCHEMATICS

\*\*\*




FIGURE A. 3 OUTPUT SIGNAL CONDITIONER BASIC HARDWARE SCHEMATICS




FIGURE A: 4 OUTPUT SIGNAL CONDITIONER BASIC HARDWARE SCHEMATICS




FIGURE A: 5 OUTPUT SIGNAL CONDITIONER BASIC HARDWARE SCHEMATICS

The section of the se




FIGURE A-6 OUTPUT SIGNAL CONDITIONER BASIC HARDWARE SCHEMATICS




FIGURE A.7 OUTPUT SIGNAL CONDITIONER BASIC HARDWARE SCHEMATICS





FIGURE A. 8 OUTPUT SIGNAL CONDITIONER BASIC HARDWARE SCHEMATICS



BUFFER LENGTH AND COUNT RECISTERS, BUFFER COUNTERS - BSAG 2

FIGURE A. 9 OUTPUT SIGNAL CONDITIONER BASIC HARDWARE SCHEMATICS




FIGURE A. 10 OUTPUT SIGNAL CONDITIONER BASIC HARDWARE SCHEMATICS




FIGURE A: 11 OUTPUT SIGNAL CONDITIONER BASIC HARDWARE SCHEMATICS




FIGURE A: 12 OUTPUT SIGNAL CONDITIONER BASIC HARDWARE SCHEMATICS

40.57




FIGURE A. 13 OUTPUT SIGNAL CONDITIONER BASIC HARDWARE SCHEMATICS




FIGURE A: 14 OUTPUT SIGNAL CONDITIONER BASIC HARDWARE SCHEMATICS




FIGURE A- 15 OUTPUT SIGNAL CONDITIONER BASIC HARDWARE SCHEMATICS




FIGURE A. 16 OUTPUT SIGNAL CONDITIONER BASIC HARDWARE SCHEMATICS

44.4




FIGURE A. 17 OUTPUT SIGNAL CONDITIONER BASIC HARDWARE SCHEMATICS




FIGURE A. 18 OUTPUT SIGNAL CONDITIONER BASIC HARDWARE SCHEMATICS




FIGURE A. 19 OUTPUT SIGNAL CONDITIONER BASIC HARDWARE SCHEMATICS





FIGURE A: 20 OUTPUT SIGNAL CONDITIONER BASIC HARDWARE SCHEMATICS



RLL BOARD !
ADDER SCHEMATIC

FIGURE A-21 OUTPUT SIGNAL CONDITIONER BASIC HARDWARE SCHEMATICS

% 4€ 801 3 45 90-12 801 - 85 FI 801 - 85 8 - 66 841 5 76 861 % - 10 34 7 947 20 307 \$1 897 <u>3</u>2 9/ 907 - \$ 8= \$ - E 997 9/ 807 B \$2 997 - 25 997 \$2 99 997 2 - 12 897 12 897 M 891 - 3 - 8 - 8 - 8 -\$2 -- \$1 \$41 \$2 90 \$41 \$2 841 \$2 841 6 897 - Be 21 8 97 -8 - 4 801 AS 801 " 847 - 34 L 897 - 84 52 - 1 St 802 75 802 9 201 B 2 00 \$2 -- 30 50 72 90 7 22 90 7 6 897 - Bur \$6 -- 3 60. 25 60. 25 80. 8- 43 841 45 841 € 841 \_\_\_\_\_\_ §• ge -- 65 661

RING BOARD I EXCLUSIVE OR CIRCUIT

**OUTPUT SIGNAL CONDITIONER BASIC HARDWARE SCHEMATICS** 

FIGURE A. 22

The same of




FIGURE A-23 OUTPUT SIGNAL CONDITIONER BASIC HARDWARE SCHEMATICS




FIGURE A: 24 OUTPUT SIGNAL CONDITIONER BASIC HARDWARE SCHEMATICS




FIGURE A. 25 OUTPUT SIGNAL CONDITIONER BASIC HARDWARE SCHEMATICS




FIGURE A: 26 OUTPUT SIGNAL CONDITIONER BASIC HARDWARE SCHEMATICS





FIGURE A-27 OUTPUT SIGNAL CONDITIONER BASIC HARDWARE SCHEMATICS






FIGURE A: 28 OUTPUT SIGNAL CONDITIONER BASIC HARDWARE SCHEMATICS

## APPENDIX B

CABLE INTERCONNECTION LISTS BETWEEN THE OUTPUT SIGNAL CONDITIONER BASIC HARDWARE AND THE AN/UYS-1

TABLE B-1 OSC CABLE 1 (J6/P6)

	P6*		BSAGC	DIP	
CONDUCTOR	PIN	SIGNAL	SLOT 17	CONN	
1	49	G		G	MARK WITH BROWN
2	8	ELDB R/W	88	8	STRIPE
3	49	G	_	, e	]
4	91	BS REQ	89	7/	
5	50**	G	-	10/	
6	29	ILL BS ADR	90	6	
7	46	G	=	11	
8	25	DBL ECC ERR	91	5	
9	49	G		12	TIE ALL GNDS TOGETHER WITH
10	70	ECDR PAP EPR	92	4	ELBRI BUS AND TAKE 1
11	'0	G	1	13	WIRE TO GND
12	-	SPARE	93	3	WIRE TO GND
	-	G	93	14	
13	-			14 \	
14	-	SPARE	94	1 1	
15	60	G		15	1
16	84	ISC ACK	95	1 1	
17		G		16	
18	44	TCLKOG	53		
19	65	TCLK0	50	-	
20	44	TCLKOG	53	-	
21	4	TCLK1G	53	-	
22	3	TCLK1	52	<b>,</b> –	Ì
23	4	TCLK1G	53	-	
24	24	TCLK2G	55	-	
25	45	TCLK2	54	-	
26	24	TCLK2G	55	_	
27	66	TCLK3G	55	_	
28	87	TCLK3	56	-	
29	66	TCLK3G	55	] -	
30	60	G	-	G	
31	18	RD SEL 1	111	8	
32	-	G	-	9 }	
33		SPARE	112	7	
34	60	G	-	10	
35	39	RD SEL 2	113	6	
36	-	G	] -	11	
37	-	SPARE	114	5 (	
38	60	G	_	12	TIE GNDS TOGETHER AS
39	81	WRT SEL 1	115	4 /	ABOVE
40	_	G	j -	13 /	ABUVE
41	_	SPARE	116	3	
42	60	G	_	14	
43	102	WRT SEL 2	117	2	
44	-	G	''	15	
45	_	SPARE	118	1	
46	_	G	'-	16	
47	_	SPARE	_		
48	_	SPARE	_	l _	
49	_	SPARE	1 -	۱ ـ	
50	<u>-</u>	SPARE	1 _	l _	
			Ĺ		L

<sup>\*</sup>GNDS NOT IN ORDER

<sup>\*\*50</sup> GETS SOME GNDS FROM CABLE 2 (WATCH FOR SIMILAR SITUATIONS)

TABLE B-2 OSC CABLE 2 J6/P6

COND.	P6 PIN	SIGNAL	D/A CONT SLOT 15	A/D CONT SLOT 7	RNG 3 SLOT 3	DIP CONN	
1	50	G	-		-	8-	MARK WITH
2	71	ECDB 0	10	3	3	9)	RED STRIPE
3	50	G	i –	_	-	7 / 1	
4	92	ECDB 1	11	4	4	10	
5	50	G		_	5	6	
6	9	ECDB 2	12	5		11   5	
7	51	G	-	6	6	12	TIE GNDS TOGETHER
8	30 51	ECDB 3 G	13	_	l <u> </u>	4 >	AS BEFORE
9 10	72	ECD8 4	14	7	7	13	1.000
11	51	G G		i <u>-</u>	ĺ _	3	
12	93	ECDB 5	15	8	8	14	
13	53 51	G	_	_	_	2	
14	10	ECDB 6	16	9	9	15	
15	52	G	-	-	-	1 )	
16	31	ECDB 7	17	] 10	10	16	
17	52	G	-	-	-	8~	
18	73	ECDB 8	19	12	12	9 )	
19	52	G	] -	-	-	7 /	
20	94	ECDB 9	20	13	13	10	
21	52	G	-	_	1	6	
22	11	ECD8 10	21	14	14	11	
23	53	G	i <u> </u>	<u> </u>	<u> </u>	5	
24	32	ECDB 11	22	15	15	12 >	TIE GNDS
25	53	G ECDB 12	23	16	16	13	TOGETHER
<b>26</b> 27	74 53	G G	-	10	_	3	
27 28	95	ECDB 13	24	17	17	14	
29 29	53	G	-	<u>"</u>	l <u>"</u>	2	
30	12	ECDB 14	25	18	18	15	
31	54	G	1 -	-	} _	1 1)	
32	33	ECD8 15	26	19	19	16	
33	54	G	-	-	<b> </b> -	8	
34	75	ECDB 16	28	21	21	9 )	
35	54	G	-	-	-	7 /	
36	96	ECDB 17	29	22	22	10	
37	54	G	-	-	-	6	
38	13	ECDB 18	30	23	23	11	1
39	55	G	-	<u>-</u>		5	
40	34	ECDB 19	31	24	24	12	TIE ALL GNDS
41	55	G		-	-	4	TOGETHER
42	76	ECDB 20	32	25	25	13	ĺ
43	55	5	_			3	ļ
44	97	ECDB 21	33	26	26	14	1
45 46	56	G SPARE			27	2	ļ
46 47	1 -	SPARE	34	27	27	15	)
48	] _	SPARE	35	28	28	16	
49	1 -	SPARE				""	ì
50	] _	SPARE	]	] [	] _	)	]
-	<u> </u>	) V. A.		1 -	_	1	l

TABLE B-3 OSC CABLE 3 (J6/P6)

CONDUCTOR	P6 PIN	SIGNAL	D/A CONT SLOT 15	A/D CONT SLOT 7	RNG 2 SLOT 3	DIP CONN	
1	56	G	_	~	_	8~	MARK WITH
2	14	ECDB 22	37	30	30	9 )	ORANGE STRIPE
3	56	G	-	-	ļ <del>-</del>	1 7 / 1	
4	35	ECDB 23	38	31	31	10 /	
5	56	G	-	-	) -	6	
6 (	77	ECDB 24	39	32	32	11	
} 7 }	56	G	-	-	l -	5 \	
8	98	ECDB 25	40	33	33	12	TIE GNDS
9	56	G	-	_	1 -	4 /	TOGETHER
10	15	ECDB 26	41	34	34	13 /	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
1 11	57	G	-	l ~	-	3	
12	36	ECDB 27	42	35	35	14	
13	57	G	} _ '	-	l –	2 \	
14	78	ECDB 28	43	36	36	15	
15	57	G	_	~	l –	1 1 ) (	
16	99	ECDB 29	44	37	37	16-	
17	57	G	( -		-	8~	
18	16	ECDB 30	46	39	39	9 \	
19	58	G	] _	-	-	1 7 / 1	
20	37	ECDB 31	47	40	40	10	
21	58	G	-	~	! -	6	
22	79	ECDB P1	48	41	41	11	•
23	58	G	<b>i</b> _	-	1 -	5 \	
24	19	ECDB PO	49	42	42	12	TIE GNDS
25	58	G		]	<b>!</b>	4	TOGETHER
26	_	SPARE		ł	l –	13 /	IOGETHEN
27	_	G	<b>-</b> 1		{ <u> </u>	3	
28	_	SPARE	_		-	14	
29	_	G	_	}	· -	2	
30	_	SPARE	_	l	} _	15	
31	-	G	_		} _	'1 )	
32	_	SPARE	- 1		_	16-	
33-50	_	SPARE			1 _	1 "	

FOLD BACK AND TAPE

TABLE B-4 OSC CABLE 4 J6/P6

	P6		200.01	212	
COND.	PIN	SIGNAL	BSAG1 SLOT 21	CONN	
COND.	FIN	SIGNAL	320121	COMA	<u> </u>
1	46	G	-	G_	MARK WITH
2	67	BS ADR 0	88	8	YELLOW STRIPE
3	46	G	_	( 9 /	
4	5	BS ADR 2	89	7	
5	47	G	_	10	
6	68	BS ADR 4	90	6	
7	47	G	} -	11 \	
8	6	BS ADR 6	91	5	TIE GNDS
9	48	G	-	12 /	TOGETHER
10	69	BS ADR 8	92	4 /	
11	48	G	_	13	
12	7	BS ADR 10	93	3	
13	58	G	_	14	
14	100	BSM ADR 0	94	2 \	•
15	59	G	j –	15 <i>)</i>	,
16	38	BSM ADR 2	95	1-	,
17	46	G	-	8~	
18	88	BS ADR 1	27	9 }	
19	47	G	-	7 /	
20	26	BS ADR 3	28	10	•
21	47	G	-	6	
22	89	BS ADR 5	29	11	
23	48	G	-	5 \	
24	27	BS ADR 7	30	12	TIE GND\$
25	48	G	-	4 /	TOGETHER
26	90	BS ADR 9	31	13 /	
27	49	G	-	3	+
28	28	BS ADR 11	32	14	
29	59	G	-	2	
30	17	BSM ADR 1	33	15	
31	59	G	-	1 1 ノ	
32	80	BSM ADR 3	34	16	
33	59	G	36	<b>,</b> -	
34	101	BSM ADR 4	96	] - ]	
35	61	G	36	Į – į	
36	40	BSM ADR 5	35	-	
37	2	G	36	-	
38-50	_	SPARE	<b>–</b>	-	
<u></u>	l	L	L	<u> </u>	

TABLE B-5 OSC CABLE 5 J9/P9 EDB BUS

CONDUCTOR	. S. S.	SIGNAL	EDB/RTC SLOT 23	BSAG 1 SLOT 21	BSAG 2 SLOT 19	BSAGC SLOT 17	DIP CONN FOR SLOTS 7, 17, 19, 21, 23	RNG 1 SLOT 1	DIP CONN FOR SLOT 1
-	15	و	(		,		l e		(
. ~	-	EDB 0	98	22	8	102	8	41	6
٣	43	g	1	1	ı	1	6	1	7 4
•	3	EDB 2		73	91	103		42	10
no.	4	g	!	ı	ı	,	2	1	9
9	~	ED84	8	74	95	\$	9	43	Ę
7	4	g	-	ı	ı	ı	=	-	9
∞	8	EDB 6	69	22	93	501	s	44 /	12
<b>6</b>	45	9 6	' '	1 }	1 2	, ;	21.	1 !	4:
2 ;	"	E088	₹ -	9	\$	2	4 (	<del>2</del>	- F
= :	<del>.</del> ત	ה מנים פנים	1 2	- "	18	101	<u> </u>	- 46	m 4
. <u></u>	8 4	2 5	: 1	: 1	} ι	<u> </u>	, 4	}	. ~
7	4	EDB 12	72	78	8	108	~	47	15
55	94	g	,	i	ı	ł	15	ا 	1
16	67	EDB 14	r r	79	97	109	<u> </u>	ر 48	16
17	43	ဗ	ر '	ı	1	ı	6	′	(
81	22	ED8 1	9	m	21	88	6	09	6
19	43	g	1	ı	1	1		ا -	
8	88	EDB3	9	4	22	29	0	51	9
21	2	ဗ	ı	ı	ı	ı	9	1	9
22	ឌ	ED8 5	_	s	8	ణ	=	52	=
ឧ	4	9	1	1 '	1 7	1 (	; ی	1 1	9
× ×	8 4 8	E087	so .	<b>.</b>	72	<b>Б</b>	2 5	23	2 4
3 8	2 %	6083	•		×	32	13	3	13
22	45	g	1	. 1	 		m	  -	8
8	87	ED8 11	9	80	92	33	41	55	14
R	46	g	,	ı	1	1	~	1	7
8	52	EDB 13	=	6	22	ਲ	15	96	15
31	46	9	-	1	ı	ı	-	-	-
32	88	EDB 15	21	2	28	32	16	( 57	16
ಜ	94	g	ー  /	ı	1	J	)	ノ	<u></u>
<b>3</b> 5	3	OSC INT	ı	ı	ı	83	ſ	ı	ı
32	52	v	ı	ı	ı	63	1	ì	1
36.50	ı	SPARE	,	١	ı	1	ı	ı	1

TABLE B-6 OSC CABLE 6 - J9/P9

		<del>r</del>	<del></del>	<del></del>	
	P9		EDB/RTC	DIP	
CONDUCTOR	PIN	SIGNAL	SLOT 23	CONN	
1	47	G		G _	MARK WITH
2	68	EAB 0	74	8	BLUE STRIPE
3	48	G	-	9 /	
4	6	EAB 2	75	7	
5	47	G	-	10	
6	89	EAB 1	76	6	
7	48	G	-	11 1	
8	27	EAB 3	77	5	TIE GNDS
9	50	G	-	12	TOGETHER
10	29	EB ACK	78	4 (	
11	47	G	_	13	
12	26	EDB P1	79	3   1	
13	50	G	-	14	
14	8	EDB SEC	80	2 \	
15	49	G	_	15	
16	91	EDB R/W	81	1 1	
17	48	G	1 -	8	
18	69	EAB 4	13	9 / 1	
19	49	G		7 1	
20	7	EAB 6	14	10	TIE GNDS
21	48	G	} '_	6 >	TOGETHER
22	90	EAB 5	15	11	TOGETHER
23	49	G	-	5	
23 24	28	EAB 7	16	12	
24 25	49	G EAB./	63	, -	
26	70	EAB PAR	65	- 1	
26 27	50	G	63	-	
28	71	EB PAR ERR	64	-	
28 29	50	G		} - ]	
29 30	92	SYS RST.	2 4	- 1	
30 31		STS HS1.		} - {	
	52	EDB PO	2	<b>-</b> {	
32	5	1	3	) - í	
33	52	G	2	<del>]</del> - [	
34-50	1 -	SPARE	_	1 - 1	

TABLE B-7 POWER CABLE INPUT POWER FOR OSC FROM AN/UYS-1

CONNECTOR	SIGNAL	
A1	+5V	RETURN
A2	+5V	
A3	+5V	RETURN
A4	+5V	!
A5	+15V	
A6	±15V	RETURN
A7	~15V	

ALSO PIN 5 SHORTED TO PIN 6

## APPENDIX C

**OUTPUT SIGNAL CONDITIONER BASIC HARDWARE BACKPLANE WIRE LISTS** 

NSWC TR 80-433

TABLE C-1 OSCBH BACK PLANE WIRING (1 OF 12)

SIGNAL	RNG 1 SLOT 1	RNG 2 SLOT 3	A/D CONT SLOT 7	D/A 0-7 \$LOT 13	D/A CONT SLOT 15	BSAGC SLOT 17	BSAG 2 SLOT 19	BSAG 1 SLOT 21	EDB/RTC SLOT 23	TEST BOARD
A/D ACT NOW						08	40	64		
A/D BC = 0						02	15	109		
A/D WC = 0						ı,	_			
ARTC		-			69				31	
BS ADR						•				
MPX 15						39		38		
BS ADR OUT						38		25		
BSM ADR OUT						87		82		
D/A ACT NOW						22	38	99		
D/A BC = 0					9	98	13	103		
D/A BC = 0					-					
DCL						6	29			
D/A DELFF	-					89	4		_	
D/A WC = 0						80	ß			
D/A???16					7	101				
DEC RNG										
WDCTR						8	99	47		
EDB OUT	23	114								
HO EDB	20	111								
INIT 1						42	36			
171					89	2	20			
iP2						29	7.1			

The state of the state of

TABLE C-1 OSCBH BACK PLANE WIRING (2 OF 12)

SIGNAL	RNG 1 SLOT 1	RNG 2 SLOT 3	A/D CONT SLOT 7	D/A 0-7 SLOT 13	D/A CONT SLOT 15	BSAGC SLOT 17	BSAG 2 SLOT 19	BSAG 1 SLOT 21	EDB/RTC SLOT 23	TEST BOARD
173						9	6			
LD A/D BS			-			_				_
ADR CTR							က	66		
LD BS ADR										
REG			-			100		48		
LD D/A BS										
ADR CTR							92	86		
LD D/A 0				ß	82	-				
LD D/A 1				9	98					
LD D/A 2			_	15	87					
LD D/A 3				20	88			-		
LD D/A 4				52	88			<del></del> -		
LD D/A 5			<del></del>	30	06					
LD D/A 6			_	32	91	-		_		
LD D/A 7				40	92			-		
LD/GEN	52	113	-							
LDHO	8	108				- <del></del>		-		
TDFO	16	110		•						
LD MO	17	901								<u>.</u>
LDXR7A/0		26	_						22	
LDXR7A/1		22						-	24	
LDXR7A/2		59							26	
LDXR7A/3								20	23	

NSWC TR 80-433


TABLE C-1 OSCBH BACK PLANE WIRING
(3 OF 12)

						1				
SIGNAL	RNG 1 SLOT 1	RNG 2 SLOT 3	A/D CONT SLOT 7	D/A 0-7 SLOT 13	D/A CONT SLOT 15	BSAGC SLOT 17	BSAG 2 SLOT 19	BSAG 1 SLOT 21	EDB/RTC SLOT 23	TEST BOARD
LDXR7A/4								19	25	
LDXR7A15							100		27	
LDXR7C/0						120			88	
LDXR7C/1							-		82	_
LDXR78/0								92	98	
LDXR78/1					_		120	80	82	
LDXR78/2							66		83	
LDXR78/3							37		82	
LDXR79/0								71	87	
LDXR79/1							29	81	68	_
LDXR79/2							39		19	
LDXR79/3							86		21	
LO EDB	21	112								
MANUAL										
RST									30	
MPX ENCODER										
H0						82		69		
MPX				•						
ENCODER LO						84		120		
OSC DATA										
2					29	72				
OSC DATA							-			
TUO		51			72	47				
OSC PAR ERR					99	26				
OSC RST IN						က	_		29	
RDXR7B/0						96			28	
_		_	_							-

NSWC TR 80-433

TABLE C-1 OSCBH BACK PLANE WIRING (4 OF 12)

I WOIS	RNG 1	RNG 2	A/D CONT	D/A 0-7	D/A CONT	BSAGC 61 OT 17	BSAG 2	BSAG 1	EDB/RTC	TEST
SIGNAL	3501.1	STO 3	SLUI /	SEO! 13	950113	9F01 1/	950113	SLU1 21	9F01 53	DOARD
RNG ACT		20				8/	101	99		
RNG HO OUT		11	•						17	
RNG LO OUT		82							20	
RNG MID OUT		92							18	
RNG WC = 0		117				7	11			
RNG 8B	28	38				110				
RNG 16G	82	29				49				
RNG 32U	30	20				51				
RST						29		29		
RST		54			20	92	89			_
RTC				-	64	0			92	
RTC					œ					-
RTC ACT				-					91	
STATUS OUT			-			_			06	
0						99	87			
12.6 MHz					ო	45			34	
12.6 MHz					4	46			35	






TABLE C-1 OSCBH BACK PLANE WIRING (5 OF 12)

SIGNAL	RNG 1 SLOT 1	RNG 2 SLOT 3	A/D CONT SLOT 7	D/A 0-7 SLOT 13	D/A CONT SLOT 15	BSAGC SLOT 17	BSAG 2 SLOT 19	BSAG 1 SLOT 21	EDB/RTC SLOT 23	TEST BOARD
RNG ACT		104				21				
EDP ACK PKE BUS						22			66	
<b>RST XR 78/0</b>						33			100	
LD XR7A/1						24			101	
OSC DATA										
PAR IN					27	25				
PINGT INT	105	105	4		45	40	30	23	38	
LDXR7F	106	106	45		109	41	31	22	39	
SPARE 3	107	107	46		110	43	32	23	40	
SPARE 4	115	115	28		29	44	33	24	36	
SPARE 5	116	116	22		120	48	34	25	37	

TABLE C-1 OSCBH BACK PLANE WIRING (6 OF 12)

				3				***************************************		
SIGNAL	RNG 1 SLOT 1	RNG 2 SLOT 3	A/D CONT SLOT 7	D/A 0-7 SLOT 13	D/A CONT SLOT 15	BSAGC SLOT 17	BSAG 2 SLOT 19	BSAG 1 SLOT 21	EDB/RTC SLOT 23	TEST BOARD
ECDB PAR ERR					99	92				
ISC ACK		103				92				
TCLK 0		45				20				
TCLK 1		47				52				
TCLK GND		46				53				
TCLK 2		43				\$				
TCLK GND		48				22				
TCLK 3		49				26			1	
EDB ACK						36			8/	
EDB SEL		53		-					28	
EDB R/W		25							56	_

PINS

TABLE C:1 OSCBH BACK PLANE WIRING (7 OF 12)

										-
SIGNAL	RNG 1 SLOT 1	RNG 2 SLOT 3	A/D CONT SLOT 7	D/A 0-7 SLOT 13	D/A CONT SLOT 15	BSAGC SLOT 17	BSAG 2 SLOT 19	BSAG 1 SLOT 21	EDB/RTC SLOT 23	ပက
ADR ADDER 12							20	20		
ADR ADDER 13							111	111		
ADR ADDER 10							51	51		
ADR ADDER 11		_					112	112		
ADR ADDER 8							52	52		
ADR ADDER 9							113	113		
ADR ADDER 6							53	53	_	
ADR ADDER 7							114	114		
ADR ADDER 4							54	25		
ADR ADDER 5							115	115		
ADR ADDER 2							22	55		
ADR ADDER 3			•				116	116		
ADR ADDER 0							26	99		
ADR ADDER 1	_						117	117	_	
ADR ADDER 14							57	22		
ADR ADDER 15							118	118		

TABLE C:1 OSCBH BACK PLANE WIRING (8 OF 12)

BS ADR REG 1 REG 0 REG 3 REG 3				69			
REG 3				41			
REG 0 REG 3					39		9
REG 3				103	901		-
REG 3				20.	8		. ñ
REG 2				* ;	;		2 6
	_			103	5		~
REGS	_		_	43	41		7
PEG 4				104	102		ю
REG 7		_		44	42		13
BEG 6				105	103		4
REG 9				45	43		12
REG 8				106	104		ស
REG 11				46	44		=
REG 10				107	105	-	9
REG 13				47	45		2
REG 12			_	108	901		_
REG 15				48	46		6
BS ADR							
REG14			•	109	101		œ

TABLE C-1 OSCBH BACK PLANE WIRING (9 OF 12)

					(3) (5)						l
SIGNAL	RNG 1 SLOT 1	RNG 2 SLOT 3	A/D CONT SLOT 7	D/A 0-7 SLOT 13	D/A CONT SLOT 15	BSAGC SLOT 17	BSAG 2 SLOT 19	BSAG 1 SLOT 21	EDB/RTC SLOT 23	TEST BOARD	
D/A BUFF CONT BUFF OOLT BUFF 1 CNT BUFF 2 CNT BUFF 3 CNT BUFF 4 CNT BUFF 5 CNT BUFF 5 CNT BUFF 6 CN					73 74 75 76 77		73 74 75 76 77 78				
CNT BUFF					80		80				

TABLE C-1 OSCBH BACK PLANE WIRING (10 OF 12)

	D/A 16-23	D/A 8-15	D/A 0-7	D/A CONT	
SIGNAL	SLOT 9	SLOT 11	SLOT 13	SLOT 15	DIP
D/A DATA 0	50	50	50	50	16
D/A DATA 1	111	111	111	111	j 1
D/A DATA 2	51	51	51	51	15
D/A DATA 3	112	112	112	112	2
D/A DATA 4	52	52	52	52	14
D/A DATA 5	113	113	113	113	3
D/A DATA 6	53	53	53	53	13
D/A DATA 7	114	114	114	114	4
D/A DATA 8	54	54	54	54	12
D/A DATA 9	115	115	115	115	5
D/A DATA 10	55	55	55	55	11
D/A DATA 11	116	116	116	116	6
D/A DATA 12	56	56	56	56	10
D/A DATA 13	117	117	117	117	7
D/A DATA 14	57	57	57	57	9
D/A DATA 15	118	118	118	118	8

TABLE C-1 OSCBH BACK PLANE WIRING (11 OF 12)

ļ					(11 OF 12)	j					
	RNG 1	RNG 2	A/D CONT	D/A 0-7	D/A CONT	BSAGC	BSAG 2	BSAG 1	EDB/RTC	TEST	٥
SIGNAL	SLOT 1	SLOT 3	SLOT 7	SLOT 13	SLOT 15	SLOT 17	SLOT 19	SLOT 21	SLOT 23	BOARD	٤
MPXB 0	8	89									=
MPXB 1	69	69									~
MPXB 2	2	2									-
MPXB 3	7	7								_	=
MPXB 4	22	72									-
MPXB 5	22	23									-
MPXB 6	74	74									=
MPXB 7	22	22									
MPXB 8	77	11									=
MPXB 9	78	78									=
MPXB 10	79	23			_						~
MPXB 11	80	08									-
MPXB 12	81	8									÷
MPXB 13	82	82									-
MPXB 14	83	83									=
MPXB 15	28	28									٠.
MPXB 16	98	98								_	=
MPXB 17	87	87									**
MPXB 18	88	88									-
MPXB 19	68	68									<u></u>
MPXB 20	8	8									=
		_		_						-	

TABLE C.1 OSCBH BACK PLANE WIRING (12 OF 12)

SIGNAL	RNG 1 SLOT 1	RNG 2 SLOT 3	A/D CONT SLOT 7	D/A 0-7 SLOT 13	D/A CONT SLOT 15	BSAGC SLOT 17	BSAG 2 SLOT 19	BSAG 1 SLOT 21	EDB/RTC SLOT 23	TEST	PINS
MPXB 21	16	16									Ξ
22	92	92									9
23	93	93								_	6
24	8	ક્ક		-							16
82	96	8									15
92	97	97									4
22	88	86									13
28	86	66									12
82	81	901									=
90	101	101									01
MPXB 31	102	102									6

TABLE C-2 BACKPLANE LOCATIONS OF D/A OUTPUT CHANNELS

SIGNAL	D/A 0-7 SLOT 13	D/A 8-15 SLOT 11	D/A 14-23 SLOT 9
CH 0	71		
CH 1	73		<b>!</b>
CH 2	75		
CH 3	77		
CH 4	79		1
CH 5	81		
CH 6	83 ·		1
CH 7	85		
CH 8	}	71	1
CH 9		73	i
CH 10	}	75	1
CH_11		77	}
CH 12	)	79	
CH 13		81	
CH 14		83	
CH 15	İ	85	
CH 16			71
CH 17	}		73
CH 18	}		75
CH 19			77
CH 20	}		79
CH 21			81
CH 22	}		83
CH 23			85

TABLE C-3 DISCRETE WIRING

SIGNAL	D/A 16-23 SLOT 9	D/A 8-15 SLOT 11	D/A 0-7 SLOT 13	D/A CONT SLOT 15
LD D/A 8		5		93
LD D/A 9		10		94
LD D/A 10		15		95
LD D/A 11		20		96
LD D/A 12		25		97
LD D/A 13		30		98
LD D/A 14		35		99
LD D/A 15		40		100
LD D/A 16	5	ļ		101
LD D/A 17	10			102
LD D/A 18	15			103
LD D/A 19	20			104
LD D/A 20	25			105
LD D/A 21	30			106
LD D/A 22	35			107
LD D/A 23	40			108
+15 V	66	66	66	
−15 V	69	69	69	
GND	70	70	70	

TABLE C-4 CONTROL BUS EDB/RTC SLOT 23

EDB/RTC SLOT 23         DIP PIN         CABLE CONDUCTORS           CB 0         41         16         1           CB 1         102         1         2           CB 2         42         15         3           CB 3         103         2         4           CB 4         43         14         5           CB 5         104         3         6           CB 6         44         13         7           CB 7         105         4         8           CB 8         45         12         9           CB 9         106         5         10           CB 10         46         11         11           CB 11         107         6         12           CB 12         47         10         13           CB 13         108         7         14           CB 14         48         9         15           CB 15         109         8         16           CB 16         50         16         17           CB 17         111         1         18           CB 19         112         2         20				
CB 1 102 1 2 CB 2 42 15 3 CB 3 103 2 4 CB 4 43 14 5 CB 5 104 3 6 CB 6 44 13 7 CB 7 105 4 8 CB 8 45 12 9 CB 9 106 5 10 CB 10 46 11 11 CB 11 107 6 12 CB 12 47 10 13 CB 13 108 7 14 CB 14 48 9 15 CB 15 109 8 16 CB 16 50 16 17 CB 17 111 1 18 CB 18 51 15 19 CB 18 51 15 19 CB 19 112 2 20 CB 20 52 14 21 CB 21 113 3 22 CB 22 53 13 23 CB 23 114 4 24 CB 24 54 12 25 CB 26 CB 26 55 11 CB 27 CB 29 CB 29 117 7 7 30 CB 30 57 9 31 CB 31 118 8 32	SIGNAL	· ·		
CB 2	СВ 0	41	16	1
CB 3	CB 1	102	1	2
CB 4	CB 2	42	15	3
CB 5       104       3       6         CB 6       44       13       7         CB 7       105       4       8         CB 8       45       12       9         CB 9       106       5       10         CB 10       46       11       11         CB 11       107       6       12         CB 12       47       10       13         CB 12       47       10       13         CB 13       108       7       14         CB 13       108       7       14         CB 14       48       9       15         CB 15       109       8       16         CB 15       109       8       16         CB 17       111       1       18         CB 18       51       15       19         CB 19       112       2       20         CB 20       52       14       21         CB 21       113       3       22         CB 22       53       13       23         CB 23       114       4       24         CB 24       54       12	CB 3	103	2	4
CB 6       44       13       7         CB 7       105       4       8         CB 8       45       12       9         CB 9       106       5       10         CB 10       46       11       11         CB 11       107       6       12         CB 12       47       10       13         CB 12       47       10       13         CB 13       108       7       14         CB 14       48       9       15         CB 14       48       9       15         CB 15       109       8       16         CB 15       109       8       16         CB 16       50       16       17         CB 17       111       1       18         CB 18       51       15       19         CB 19       112       2       20         CB 20       52       14       21         CB 21       113       3       22         CB 22       53       13       23         CB 23       114       4       24         CB 24       54       12	CB 4	43	14	5
CB 7 CB 8 CB 9 CB 9 106 CB 10 CB 10 CB 10 CB 11 107 CB 11 107 CB 12 CB 12 CB 12 CB 12 CB 13 CB 13 CB 13 CB 14 CB 14 CB 15 CB 15 CB 16 CB 16 CB 16 CB 17 CB 17 CB 17 111 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	CB 5	104	3	6
CB 8       45       12       9         CB 9       106       5       10         CB 10       46       11       11         CB 11       107       6       12         CB 12       47       10       13         CB 12       47       10       13         CB 12       47       10       13         CB 13       108       7       14         CB 14       48       9       15         CB 14       48       9       15         CB 15       109       8       16         CB 15       109       8       16         CB 15       109       8       16         CB 16       50       16       17         CB 17       111       1       18         CB 18       51       15       19         CB 19       112       2       20         CB 29       113       3       22         CB 20       53       13       23         CB 23       114       4       24         CB 24       54       12       25         CB 26       55       11	CB 6	44	13	7
CB 9 106 5 10  CB 10 46 11 11  CB 11 107 6 12  CB 12 47 10 13  CB 13 108 7 14  CB 14 48 9 15  CB 15 109 8 16  CB 16 50 16 17  CB 17 111 1 1 18  CB 18 51 15 19  CB 19 112 2 20  CB 20 52 14 21  CB 21 113 3 22  CB 22 53 13 23  CB 23 114 4 24  CB 24 54 12 25  CB 26 CB 26 55 11  CB 27 116 6 28  CB 28 56 10 29  CB 29 117 7 30  CB 30 57 9 31  CB 31 118 8 32	CB 7	105	4	8
CB 10	CB 8	45	12	9
CB 11       107       6       12         CB 12       47       10       13         CB 13       108       7       14         CB 14       48       9       15         CB 15       109       8       16         CB 16       50       16       17         CB 17       111       1       18         CB 18       51       15       19         CB 19       112       2       20         CB 20       52       14       21         CB 21       113       3       22         CB 21       113       3       22         CB 22       53       13       23         CB 23       114       4       24         CB 24       54       12       25         CB 25       115       5       26         CB 26       55       11       27         CB 27       116       6       28         CB 28       56       10       29         CB 29       117       7       30         CB 30       57       9       31         CB 31       118       8 </td <td>CB 9</td> <td>106</td> <td>5</td> <td>10</td>	CB 9	106	5	10
CB 12       47       10       13         CB 13       108       7       14         CB 14       48       9       15         CB 15       109       8       16         CB 16       50       16       17         CB 16       50       16       17         CB 17       111       1       18         CB 18       51       15       19         CB 19       112       2       20         CB 29       52       14       21         CB 20       52       14       21         CB 21       113       3       22         CB 21       113       3       22         CB 22       53       13       23         CB 23       114       4       24         CB 24       54       12       25         CB 25       115       5       26         CB 26       55       11       27         CB 27       116       6       28         CB 28       56       10       29         CB 29       117       7       30         CB 30       57       9 </td <td>CB 10</td> <td>46</td> <td>11</td> <td>11</td>	CB 10	46	11	11
CB 13       108       7       14         CB 14       48       9       15         CB 15       109       8       16         CB 16       50       16       17         CB 17       111       1       18         CB 18       51       15       19         CB 19       112       2       20         CB 20       52       14       21         CB 21       113       3       22         CB 21       113       3       22         CB 22       53       13       23         CB 23       114       4       24         CB 23       114       4       24         CB 24       54       12       25         CB 25       115       5       26         CB 26       55       11       27         CB 27       116       6       28         CB 28       56       10       29         CB 29       117       7       30         CB 30       57       9       31         CB 31       118       8       32	CB 11	107	6	12
CB 14       48       9       15         CB 15       109       8       16         CB 16       50       16       17         CB 17       111       1       18         CB 18       51       15       19         CB 19       112       2       20         CB 20       52       14       21         CB 21       113       3       22         CB 21       113       3       22         CB 22       53       13       23         CB 23       114       4       24         CB 23       114       4       24         CB 24       54       12       25         CB 25       115       5       26         CB 26       55       11       27         CB 27       116       6       28         CB 28       56       10       29         CB 29       117       7       30         CB 30       57       9       31         CB 31       118       8       32	CB 12	47	10	13
CB 15       109       8       16         CB 16       50       16       17         CB 17       111       1       18         CB 18       51       15       19         CB 19       112       2       20         CB 20       52       14       21         CB 21       113       3       22         CB 21       113       3       22         CB 22       53       13       23         CB 23       114       4       24         CB 23       114       4       24         CB 24       54       12       25         CB 25       115       5       26         CB 26       55       11       27         CB 27       116       6       28         CB 28       56       10       29         CB 29       117       7       30         CB 30       57       9       31         CB 31       118       8       32	CB 13		7	14
CB 16       50       16       17         CB 17       111       1       18         CB 18       51       15       19         CB 19       112       2       20         CB 20       52       14       21         CB 21       113       3       22         CB 22       53       13       23         CB 22       53       13       23         CB 23       114       4       24         CB 24       54       12       25         CB 25       115       5       26         CB 25       115       5       26         CB 26       55       11       27         CB 27       116       6       28         CB 28       56       10       29         CB 29       117       7       30         CB 30       57       9       31         CB 31       118       8       32	CB 14	48	9	15
CB 17	CB 15	109	8	16
CB 18 51 15 19 CB 19 112 2 20 CB 20 52 14 21 CB 21 113 3 22 CB 22 53 13 23 CB 23 114 4 24 CB 24 54 12 25 CB 25 115 5 26 CB 26 55 11 27 CB 27 116 6 28 CB 28 56 10 29 CB 29 117 7 30 CB 30 57 9 31 CB 31 118 8 32	CB 16	50	16	17
CB 19 112 2 20 CB 20 52 14 21 CB 21 113 3 22 CB 22 53 13 23 CB 23 114 4 24 CB 24 54 12 25 CB 25 115 5 26 CB 26 55 11 27 CB 27 116 6 28 CB 28 56 10 29 CB 29 117 7 30 CB 30 57 9 31 CB 31 118 8 32	CB 17	111	1	18
CB 20       52       14       21         CB 21       113       3       22         CB 22       53       13       23         CB 23       114       4       24         CB 24       54       12       25         CB 25       115       5       26         CB 26       55       11       27         CB 27       116       6       28         CB 28       56       10       29         CB 29       117       7       30         CB 30       57       9       31         CB 31       118       8       32	CB 18	51	15	19
CB 21 113 3 22 CB 22 53 13 23 CB 23 114 4 24 CB 24 54 12 25 CB 25 115 5 26 CB 26 55 11 27 CB 27 116 6 28 CB 28 56 10 29 CB 29 117 7 30 CB 30 57 9 31 CB 31 118 8 32	CB 19	1	2	20
CB 22 53 13 23 CB 23 114 4 24 CB 24 54 12 25 CB 25 115 5 26 CB 26 55 11 27 CB 27 116 6 28 CB 28 56 10 29 CB 29 117 7 30 CB 30 57 9 31 CB 31 118 8 32		52	14	21
CB 23 114 4 24 CB 24 54 12 25 CB 25 115 5 26 CB 26 55 11 27 CB 27 116 6 28 CB 28 56 10 29 CB 29 117 7 30 CB 30 57 9 31 CB 31 118 8 32	CB 21		3	22
CB 24     54     12     25       CB 25     115     5     26       CB 26     55     11     27       CB 27     116     6     28       CB 28     56     10     29       CB 29     117     7     30       CB 30     57     9     31       CB 31     118     8     32	CB 22	53	13	23
CB 25     115     5     26       CB 26     55     11     27       CB 27     116     6     28       CB 28     56     10     29       CB 29     117     7     30       CB 30     57     9     31       CB 31     118     8     32	CB 23	114	4	24
CB 26       55       11       27         CB 27       116       6       28         CB 28       56       10       29         CB 29       117       7       30         CB 30       57       9       31         CB 31       118       8       32	CB 24	54	12	25
CB 27     116     6     28       CB 28     56     10     29       CB 29     117     7     30       CB 30     57     9     31       CB 31     118     8     32	CB 25	115	5	26
CB 28     56     10     29       CB 29     117     7     30       CB 30     57     9     31       CB 31     118     8     32	CB 26	55	11	27
CB 29     117     7     30       CB 30     57     9     31       CB 31     118     8     32	CB 27	116	6	28
CB 30 57 9 31 CB 31 118 8 32	CB 28	56	10	29
CB 31 118 8 32	CB 29	117	7	30
	CB 30	57	9	31
SPARE 33-50	CB 31	118	8	32
	SP	ARE		33-50

#### APPENDIX D

OSCBH CIRCUIT BOARD INPUT/OUTPUT PIN ASSIGNMENTS

TABLE D-1 RNG 1 BOARD SLOT 1

PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL
1	GND	62	GND	41	EDB 0	102	MPXB 31
2	GND	63	GND	42	EDB 2	103	MICABSI
3	GND	64	GND	43	EDB 4	104	
4		65	1	44	EDB 4	105	
5	1	66	1	45	EDB 8	105	
6		67	}	46	EDB 10	107	1
7	1	68	MPXBO	47	EDB 10	108	
8		69	MPXB 1	48	EDB 14	109	
9		70	MPXB 2	49	200 14	110	
10		71	MPXB3	50	EDB 1	111	}
11		72	MPXB 4	51	EDB 3	112	1
12		73	MPXB5	52	EDB 5	113	
13		74	MPXB 6	53	EDB 7	114	
14		75	MPXB 7	54	EDB 9	115	
15		76	W 70 /	55	EDB 11	116	
16	LDLO	77	MPXB 8	56	EDB 13	117	
17	LDMO	78	MPXB 9	57	EDB 15	118	1
18	LD HO	79	MPXB 10	58	(KEY)	119	(KEY)
19	20110	80	MPXB 11	59	110217	120	1/1/2
20	HO EDB	81	MPXB 12	60	+5∨	121	+5V
21	LO EDB	82	MPXB 13	61	+5V	122	+5V
22		83	MPXB 14				
23	EDB OUT	84	MPXB 15		1		
24		85					
25	LD/GEN	86	MPXB 16	i	1		}
26		87	MPXB 17				
27		88	MPXB 18	1		1	
28	RNG 8G	89	MPXB 19	1	}	ļ	]
29	RNG 16G	90	MPXB 20				
30	RNG 32U	91	MPXB 21	ł	1	}	}
31	1	92	MPXB 22				
32		93	MPXB 23	- {		ļ	İ
33		94	l i	ļ		ļ	}
34	1	95	MPXB 24	- [			1
35		96	MPXB 25	- 1	1	1	1
36		97	MPXB 26	1			
37		98	MPXB 27	- {			İ
38	1	99	MPXB 28	1			]
39		100	MPXB 29	i			
40		101	MPXB 30	1	}	1	1

TABLE D-2 RNG 2 BOARD SLOT 3

PIN	SIGNAL	PIN	SIGNAL		PIN	SIGNAL	PIN	SIGNAL
1	GND	62	GND	1 [	41	ECDB P1	102	MPXB 31
2	GND	63	GND	1 1	42	ECDB PO	103	ISC ACK
3	ECDB 0	64		1 1	43	TCLK 2	104	RNG ACT
4	ECDB 1	65		1 1	44		105	SPARE 1
5	ECDB 2	66	1	} }	45	TCLK 0	106	SPARE 2
6	ECDB 3	67		} }	46	TCLK GND	107	SPARE 3
7	ECDB 4	68	MPXB 0	1 1	47	TCLK 1	108	LD HO
8	ECDB 5	69	MPXB 1	{ {	48	TCLK GND	109	LD MO
9	ECDB 6	70	MPXB 2	1 1	49	TCLK 3	110	LD LO
10	ECDB 7	71	MPXB 3	1 1	50	RNG ACT NOW	111	HO EDB
11	RNG HO OUT	72	MPXB 4	1 1	51	OSC DATA OUT	112	LO EDB
12	ECDB 8	73	MPXB 5	1 1	52	EDB R/W	113	LD/GEN
13	ECDB 9	74	MPXB 6	} }	53	EDB SEL	114	EDB OUT
14	ECDB 10	75	MPXB 7	1 1	54	RST	115	SPARE 4
15	ECDB 11	76	RNG MO OUT	1 1	55		116	SPARE 5
16	ECDB 12	77	MPXB 8	} }	56	LDXR7A/0	117	RNG WC = 0
17	ECDB 13	78	MPXB 9	} }	57	LDXR7A/1	118	ĺ
18	ECDB 14	79	MPXB 10	} }	58	(KEY)	119	(KEY)
19	ECDB 15	80	MPXB 11	{ }	59	LDXR7A/2	120	1
20	RNG 32U	81	MPXB 12	<b>1</b>	60	+5V	121	+5V
21	ECDB 16	82	MPXB 13		61	+5V	122	+5V
22	ECDB 17	83	MPXB 14	1 1	1		1	[
23	ECDB 18	84	MPXB 15	1 1	i		}	}
24	ECDB 19	85	RNG LO OUT	1 1			<b>[</b>	į į
25	ECDB 20	86	MPXB 16	} }	1			
26	ECDB 21	87	MPXB 17		- 1		<b>j</b>	1
27	SPARE	88	MPXB 18	) )	1		}	}
28	SPARE	89	MPXB 19	) )	ſ		(	ĺ
29	RNG 16G	90 .	MPXB 20	) )	}		}	}
30	ECDB 22	91	MPXB 21	1 1			1	
31	ECDB 23	92	MPXB 22	1 1	ſ		{	
32	ECDB 24	93	MPXB 23	1 1	1		}	j
33	ECDB 25	94	]	1			1	!
34	ECDB 26	95	MPXB 24		1		1	]
35	ECDB 27	96	MPXB 25	1	j		1	{
36	ECDB 28	97	MPXB 26	} }	}		}	
37	ECDB 29	98	MPXB 27	1 1	1		}	}
38	RNG 8G	99	MPXB 28	1 1			ł	
39	ECDB 30	100	MPXB 29	1 1	1		<b>(</b>	į l
40	ECDB 31	101	MPXB 30	1 1	j		<b>,</b>	

TABLE D-3 A/D CONT SLOT 7

PIN	SIGNAL	PIN	SIGNAL		PIN	SIGNAL	PIN	SIGNAL
1	GND	62	GND		41	ECDB P1	102	EDB 0
2	GND	63	GND		42	ECDB PO	103	EDB 2
3	ECDB 0	64			43	,	104	EDB 4
4	ECDB 1	65	l		44	SPARE 1	105	EDB 6
) 5	ECDB 2	66			45	SPARE 2	106	EDB 8
6	ECDB 3	67			46	SPARE 3	107	EDB 10
7	ECDB 4	68			47	!	108	EDB 12
8	ECDB 5	69			48		109	EDB 14
9	ECDB 6	70			49	}	110	
10	ECDB 7	71	i		50		111	EDB 1
11	ļ	72		1	51		112	EDB 3
12	ECDB 8	73		1	52		113	EDB 5
13	ECDB 9	74		1	53		114	EDB 7
14	ECDB 10	75		1	54	SPARE 4	115	EDB 9
15	ECDB 11	76			55	SPARE 5	116	EDB 11
16	ECDB 12	77			56		117	EDB 13
17	ECDB 13	78			57		118	EDB 15
18	ECDB 14	79			58	(KEY)	119	(KEY)
19	ECDB 15	80			59	1	120	
20		81			60	+5V	121	+5V
21	ECDB 16	82		}	61	+5V	122	+5V
22	ECDB 17	83		1		]		[
23	ECDB 18	84		[		[		Í
24	ECDB 19	85		1				i
25	ECDB 20	86		1				
26	ECDB 21	87				Į .		j
27	SPARE	88						ļ
28	SPARE	89				1		[
29		90						
30	ECDB 22	91				1		}
31	ECDB 23	92						
32	ECDB 24	93						
33	ECDB 25	94		1				
34	ECDB 26	95						
35	ECDB 27	96		{		į į	ľ	
36	ECDB 28	97				1		
37	ECDB 29	98		} }				}
38	1	99				]		· ·
39	ECDB 30	100		] [		1		1
40	ECDB 31	101						
L	L			l L		<u>L</u>		L

TABLE D-4 D/A 16-23 SLOT 9

PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL
1	GND	62	GND	41		102	
2	GND	63	GND	42		103	
3		64		43		104	
4		65		44		105	1
5	LD D/A 16	66	+15V	45		106	
6		67		46		107	
7	,	68	ł	47		108	1
8		69	−15V	48		109	
9		70	GND	49		110	_
10	LD D/A 17	71	CH 16	50	D/A DATA 0	111	D/A DATA 1
11		72	CH 16 GND	51	D/A DATA 2	112	D/A DATA 3
12		73	CH 17	52	D/A DATA 4	113	D/A DATA 5
13		74	CH 17 GND	53	D/A DATA 6	114	D/A DATA 7
14 .		75	CH 18	54	D/A DATA 8	115	D/A DATA 9
15	LD D/A 18	76	CH 18 GND	55	D/A DATA 10	116	D/A DATA 11
16		77	CH 19	56	D/A DATA 12	117	D/A DATA 13
17	1	78	CH 19 GND	57	D/A DATA 14	118	D/A DATA 15
18		79 20	CH 20	58	(KEY)	119	(KEY)
19	100/440	80	CH 20 GND	59	.5.,	120	
20	LD D/A 19	81	CH 21	60	+5V	121	+5V
21		82 83	CH 21 GND CH 22	61	+5V	122	+5V
22 23		84	CH 22 GND	1		į į	
24		85	CH 23	}			
25	LD D/A 20	86	CH 23 GND			]	
26	25 5/2 20	87	017 23 0142	1			
27		88		1	!		
28		89		{			
29		90	j	[		1	
30	LD D/A 21	91	1	1			•
31	,	92		l i		1	
32		93		}		1	
33		94		1			
34		95		1			
35	LD D/A 22	96		j			
36		97				1	
37		98		1			
38		99		1		1	
39		100		1 .		1	
40	LD D/A 23	101		1		·	

TABLE D-5 D/A 8-15 SLOT 11

	<del></del>	<del>,</del>	TABLE D-5	D/A 8-15 S			
PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL	PIN	SIGNAL
1	GND	62	GND	41		102	
2	GND	63	GND	42		103	Ì
3	į	64		43		104	}
4	}	65		44		105	
5	LD D/A 8	66	+15V	45		106	į
6	ļ	67	ļ	46	}	107	1
7	ł	68	}	47	<u> </u>	108	}
8		69	-15V	48		109	1
9		70	GND	49		110	
10	LD D/A 9	71	CH 8	50	D/A DATA 0	111	D/A DATA 1
11	ļ	72	CH 18 GND	51	D/A DATA 2	112	D/A DATA 3
12	}	73	CH 9	52	D/A DATA 4	113	D/A DATA 5
13		74	CH 9 GND	53	D/A DATA 6	114	D/A DATA 7
14	Į	75	CH 10	54	D/A DATA 8	115	D/A DATA 9
15	LD D/A 10	76	CH 10 GND	55	D/A DATA 10	116	D/A DATA 11
16	j	77	CH 11	56	D/A DATA 12	117	D/A DATA 13
17	}	78	CH 11 GND	57	D/A DATA 14	118	D/A DATA 15
18		79	CH 12	58	(KEY)	119	(KEY)
19	<b>S</b>	80	CH 12 GND	59		120	
20	LD D/A 19	81	CH 13	60	+5V	121	+5V
21	Ĭ	82	CH 13 GND	61	+5∨	122	+5V
22	1	83	CH 14			j	
23	1 -	84	CH 14 GND	! ! !			
24		85	CH 15	}		j	
25	LD D/A 12	86	CH 15 GND				
26		87		<b>[</b> ]		}	
27	}	88				ĺ	
28	}	89					
29 30	100/442	90				}	
30 31	LD D/A 13	91		1			
31 32	1	92 93				1	
33	}			1 1		j	
33 34	1	94					
35	LD D/A 14	95				1	
36	LU DIA 14	96					
37	1	97 98				}	
38	1	98					
39	ł					ł	
40	LD D/A 15	100 101					
	LU U/A IS	ן יטי ן					

TABLE D-6 D/A 0-7 SLOT 13

PIN	SIGNAL	PIN	SIGNAL	] [	PIN	SIGNAL	PIN	SIGNAL
			GND	1 1	42		102	
1	GND	62 63	GND	1 1	41 42		102 103	ı
2	GND		GND		43		103	
3		64 65	1		43		105	
4	100/40	65 66	4451/	1 1	44		105	
5	LD D/A 0	66	+15V	1 1	45 46		107	
6		67 69		1 1	46		107	}
7 8		68	_15\/	1 }	48		109	
		69 70	−15V GND	1 1	49	•	110	ì
9	LD D/A 1	70 71	CH 0		50	D/A DATA 0	111	D/A DATA 1
10	LU U/A I		CH 0 GND	]	51	D/A DATA 2	112	D/A DATA 3
11 12		72 73	CH U GND		52	D/A DATA 2	113	D/A DATA 5
13		73 74	CH 1 GND	<b>i</b> i	52 53	D/A DATA 4	114	D/A DATA 7
14		74 75	CH 2	] }	54	D/A DATA 8	115	D/A DATA 9
15	LD D/A 2	75 76	CH 2 GND	1 1	55	D/A DATA 10	116	D/A DATA 11
16	LD D/A 2	77	CH 3	Í [	56	D/A DATA 12	117	D/A DATA 13
17	-	78	CH 3 GND	}	57	D/A DATA 14	118	D/A DATA 15
18		79	CH 4	1 )	58	(KEY)	119	(KEY)
19		80	CH 4 GND	l i	59	(1021)	120	(1,2 //
20	LD D/A 3	81	CH 5	1 1	60	+5V	121	+5∨
21	200/20	82	CH 5 GND	1 1	61	+5V	122	+5V
22		83	CH 6	1	•		'	
23		84	CH 6 GND	1			Ĭ	İ
24		85	CH 7	1			1	}
25	LD D/A 4	86	CH 7 GND	]			}	
26		87						
27		88		1 1		li .	İ	
28		89	•	1 1		1	1	
29		90	1	1 1			i	
30	LD D/A 5	91		<b>∤</b>				
31		92	:	i i			1	
32	ł	93		} }			}	
33	ļ	94					1	
34	l	95		[			1	ĺ
35	ĺ	96		1 1			}	
36	LD D/A 6	97						]
37		98						
38		99			i		l	
39		100		1 1			1	1
40	LD D/A 7	101		] ]				

TABLE D-7 D/A CONT SLOT 15

PIN	SIGNAL	PIN	SIGNAL		PIN	SIGNAL	PIN	SIGNAL
1	GND	62	GND	{	41	ECDB 26	102	LD D/A 17
2	GND	63	GND	1	42	ECDB 27	103	LD D/A 18
3	12.6 MHz	64	RTC	1 1	43	ECDB 28	104	LD D/A 19
4	12.6 MHz GND	65	OSC PAR ERR	! !	44	ECDB 29	105	LD D/A 20
5		66	ECDB PAR ERR	<b>1</b>	45	SPARE 1	106	LD D/A 21
6	D/A BC = 0	67	OSC DATA IN	1 1	46	ECDB 30	107	LD D/A 22
7		68	IP1	1 1	47	ECDB 31	108	LD D/A 23
8	RTC	69	ARTC		48	ECDB P1	109	SPARE 2
9		70	RST	1 1	49	ECDB PO	110	SPARE 3
10	ECDB 0	71	D/A 8/16	1 1	50	D/A DATA 0	111	D/A DATA 1
11	ECDB 1	72	OSC DATA OUT D/A BUFF		51	D/A DATA 2	112	D/A DATA 3
12	ECDB 2	73	CNT BUFF 0		52	D/A DATA 4	113	D/A DATA 5
13	ECDB 3	74	1		<b>5</b> 3	D/A DATA 6	114	D/A DATA 7
14	ECDB 4	75	2	1	54	D/A DATA 8	115	D/A DATA 9
15	ECDB 5	76	3	1	55	D/A DATA 10	116	D/A DATA 11
16	ECDB 6	77	4		56	D/A DATA 12	117	D/A DATA 13
17	ECDB 7	78	5		57	D/A DATA 14	118	D/A DATA 15
18	1	79	6		58	(KEY)	119	(KEY)
1			D/A BUFF	1			j	}
19	ECDB 8	80	CNT BUFF 7	1 1	59	SPARE 4	120	SPARE 5
20	ECDB 9	81			60	+5V	121	+5∨
21	ECDB 10	82		1 1	61	+5V	122	+5V
22	ECDB 11	83		1 1	,		1	
23	ECDB 12	84		1			1	Ì
24	ECDB 13	85	LD D/A 0.				1	
25	ECDB 14	86	LD D/A 1	łi			}	
26	ECDB 15	87	LD D/A 2	] ]			j	i
1	OSC DATA	İ		} }		ı	)	[
27	PAR IN	88	LD D/A 3	1				}
28	ECDB 16	89	LD D/A 4				1	<b>\</b>
29	ECDB 17	90	LD D/A 5	H				
30	ECDB 18	91	LD D/A 6	] ]			İ	{
31	ECDB 19	92	LD D/A 7	1 1			}	j
32	ECDB 20	93	LD D/A 8	1 1			}	,
33	ECDB 21	94	LD D/A 9	1 1				Ì
34	SPARE	95	LD D/A 10				1	]
35	SPARE	96	LD D/A 11					}
36		97	LD D/A 12				1	į
37	ECDB 22	98	LD D/A 13				}	1
38	ECDB 23	99	LD D/A 14					}
39	ECDB 24	100	LD D/A 15				1	1
40	ECDB 25	101	LD D/A 16					1

TABLE D-8 BSAGC SLOT 17

PIN	SIGNAL	PIN	SIGNAL		PIN	SIGNAL	PIN	SIGNAL
1	GND	62	GND	}	41	SPARE 2	102	EDB 0
2	GND	63	GND	1	42	INIT 1	103	EDB 2
3	OSC RST IN	64	IP 1	}	43	SPARE 3	104	EDB4
4	RTC	65	RST	1	44	SPARE 4	105	EDB 6
5	A/D WC = 0	66	0	ł	45	12.6 MHz	106	EDB 8
6	IP 3	67	RST	[	46	12.6 MHz GND	107	EDB 10
7	RNG WC = 0	68	D/A DEL FF	ł	47	OSC DATA OUT	108	EDB 12
8	D/A WC = 0	69		[	48	SPARE 5	109	EDB 14
9	D/A BC = 0	70	A/D BC = 0	}	49	RNG 16 G	110	RNG 8G
10	DEL	71		{	50	TCLK 0	111	RD SEL 1
11	}	72	OSC DATA IN	ł	51	RNG 32U	112	SPARE
12	į	73		1	52	TCLK 1	113	RD SEL 2
13	1	74		}	53	TCLK GND	114	SPARE
14		75		1	54	TCLK 2	115	WRT SEL 1
15	1	76	]	ł	55	TCLK GND	116	SPARE
16	ł	77		l	56	TCLK 3	117	WRT SEL 2
17	}	78	RNG ACT NOW	l	57	D/A ACT NOW	118	SPARE
18		79	}	1	58	(KEY)	119	(KEY)
19		80	A/D ACT NOW DEC RNG WD		59	1P 2	120	LDXR7C/0
20		81	CTR MPX		60	+5V	121	+5V
21	RNG ACT EDB ACK	82	ENCODER HO		61	+5V	122	+5V
22	PRE BUS	83	OSC INT MPX					
23	RST XR7B/0	84	ENCODER LO	1	1		ļ	1
24	LDXR7A/1 OSC DATA	85			į			1
25	PAR IN	86	D/A BC = 0	j	]		}	1
26	OSC PAR ERR	87	BSM ADR OUT	1	}	}	<b>,</b>	j
27	}	88	ECDB R/W	j	j	ļ	}	}
28	EDB 1	89	BS REQ	ł	}		j	
29	EDB 3	90	ILL BS ADR	ļ	}	ļ	}	
30	EDB 5	91	DBL ECC ERR	l	1		}	[
31	EDB 7	92	ECDB PAR ERR	}	]	1	1	} [
32	EDB 9	93	1		1		}	1
33	EDB 11	94		}	}		]	<u> </u>
34	EDB 13	95	ISC ACK		1		1	]
35	EDB 15	96	RDXR7B/0	1	}		1	}
36	EDB ACK	97		1	<b>,</b>		1	1 1
37		98	}	}			į	<u> </u>
38	BS ADR OUT	99		l	<u> </u>		[	{
}		<b>!</b>	LD BS ADR	}	}		j	j
39	BS ADR MPX15	100	REG	[	(		ł	; ;
40	SPARE 1	101	D/A 8/16				1	}
<b>(</b>				(	t :		1	1

TABLE D-9 BSAG 2 SLOT 19

PIN	SIGNAL	PIN	SIGNAL		PIN	SIGNAL	PIN	SIGNAL
1	GND	62	GND		41	BS ADR REG 1	102	BS ADR REG 0
2	GND	63	GND		42	BS ADR REG 3	103	BS ADR REG 2
1 - 1	LD A/D BS			1 1			, , , ,	
3	ADR CTR	64			43	BS ADR REG 5	104	BS ADR REG 4
	/		LD D/A BS	1 1				
4	D/A DEL FF	65	ADR CTR		44	BS ADR REG 7	105	BS ADR REG 6
			DEC RNG	1				
5	D/A WC = 0	66	WD CTR	1 1	45	BS ADR REG 9	106	BS ADR REG 8
			D/A BC = 0	( )				
6		67	DEL	1	46	BS ADR REG 11	107	BS ADR REG 10
7	A/D WC = 0	68	RST		47	BS ADR REG 13	108	BS ADR REG 12
8	1,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	69			48	BS ADR REG 15	109	BS ADR REG 14
9	IP 3	70	IP 1		49	201.21.112010	110	==::=::::== 17
10	•	71	IP 2	]	50	ADR ADD 12	111	ADR ADD 13
11	RNG WC = 0	72			51	ADR ADD 10	112	ADR ADD 11
1		,	D/A BUFF			non noo iy	.,_	751176611
12		73	CNT BUFF 0		52	ADR ADD 8	113	ADR ADD 9
13	D/A BC = 0	74	1	[ ]	53	ADR ADD 6	114	ADR ADD 7
14	5,250	75	2	1	54	ADR ADD 4	115	ADR ADD 5
15	A/D BC ≈ 0	76	3	1	55	ADR ADD 2	116	ADR ADD 3
16	LOD 0	77	4	li	56	ADR ADD 0	117	ADR ADD 1
17	LOD 1	78	5	1 1	57	ADR ADD 14	118	ADR ADD 15
18	LOD 2	79	6		58	(KEY)	119	(KEY)
1 .0	2002	, ,	D/A BUFF	1		(1621)	.,,	(112.7)
19	LOD 3	80	CNT BUFF 7		59	LDXR79/1	120	LDXR78/1
20		81		}	60	+5V	121	+5V
21	EDB 1	82	LOD 4	1	61	+5V	122	+5V
22	EDB 3	83	LOD 5		}	,	, · <b></b>	
23	EDB 5	84	LOD 6		ļ		,	
24	EDB 7	85	LOD 7	[	ļ	1		
25	EDB 9	86		]			}	
26	EDB 11	87	0		ļ .		}	
27	EDB 13	88	- I	<b>,</b>			1	1
28	EDB 15	89		\	1 '		<b>[</b>	,
29	ļ	90	EDB 0		ļ '			
30	SPARE 1	91	EDB 2	1	{		ĺ	
31	SPARE 2	92	EDB 4		1		Ì	
32	SPARE 3	93	EDB 6	[	İ		(	
33	SPARE 4	94	EDB 8		Ì		{	
34	SPARE 5	95	EDB 10		l		{	
35	1	96	EDB 12		l		}	
36	INIT 1	97	EDB 14			}	ł	
37	LDXR78/3	98	LDXR79/3	1	l		]	
38	D/A ACT NOW	99	LDXR78/2	1	l	}	}	
39	LDXR79/2	100	LDXR7A/5	}	1		1	
40	A/D ACT NOW	101	RNG ACT NOW		1	}	]	
L	I	L		1 .	L	<u> </u>		

TABLE D-10 BSAGC 1 SLOT 21


PIN	SIGNAL	PIN	SIGNAL		PIN	SIGNAL	PIN	SIGNAL
1	GND	62	GND		41	BS ADR REG 5	102	BS ADR REG 4
2	GND	63	GND		42	BS ADR REG 7	103	BS ADR REG 6
3	EDB 1	64	A/D ACT NOW		43	BS ADR REG 9	104	BS ADR REG 8
4	EDB 3	65	RNG ACT NOW		44	BS ADR REG 11	105	BS ADR REG 10
5	EDB 5	66	D/A ACT NOW		45	BS ADR REG 13	106	BS ADR REG 12
6	EDB 7	67			46	BS ADR REG 15	107	BS ADR REG 14
	<u> </u>				} ``	DEC RNG	,	
7	EDB 9	68			47	WD CTR	108	D/A BC = 0
	2555				} ~ `	LD BS ADR		2,1.33
8	EDB 11	69		}	48	REG	109	A/D BC = 0
9	EDB 13	70	LDXR78/0		49	,,,,,	110	) "
10	EDB 15	71	LDXR79/0		50	ADR ADD 12	111	ADR ADD 13
111	EDB 13	72	EDB 0		51	ADR ADD 10	112	ADR ADD 11
12	{	73	EDB 2	ì	52	ADR ADD 10	113	ADR ADD 9
13	}	74	EDB 4		53	ADR ADD 6	114	ADR ADD 7
1	ł	74 75	EDB 6	ł	54	ADR ADD 4	115	ADR ADD 5
14	(		ſ	ł	55	ADR ADD 2	<b>,</b>	ADR ADD 3
15	{	76	EDB 8	}	<b>?</b> -	ADR ADD 2	116 117	ADR ADD 1
16	(	77	EDB 10 EDB 12	ł	56 57	ADR ADD 14	118	ADR ADD 1
17	1	78 70	[	ł	58	1	119	(KEY)
18	}	79	EDB 14	ł	36	(KEY) MPX	פוו	MPX
1 10	1 00074/4	90	1 DVD70/1	ł	59	ENCODER HO	120	ENCODER LO
19	LDSR7A/4	80	LDXR78/1	ŀ	1		120	+5V
20	LDXR7A/3	81	LDXR79/1		60	+5V	121	+5V
21	SPARE 1	82		}	61	+5V	122	15V
22	SPARE 2	83	DO ADO OUT	1	Į į		}	}
23	SPARE 3	84	BS ADR OUT				}	}
24	SPARE 4	85 86	BSM ADR OUT		1		}	}
25	SPARE 5	86	<u>'</u>	1			}	}
26	50 455 4	87	00 4 00 0	l			}	}
27	BS ADR 1	88	BS ADR 0	l	l		}	}
28	BS ADR 3	89	BS ADR 2	ł	{	}	}	}
29	BS ADR 5	90	BS ADR 4	l	{ :	}	}	
30	BS ADR 7	91	BS ADR 6	l	{	}	}	
31	BS ADR 9	92	BS ADR 8	l	{	}	Ì	}
32	BS ADR 11	93	BS ADR 10	ł	{	}	}	}
33	BSM ADR 1	94	BSM ADR 0	l	{	{	}	}
34	BSM ADR 3	95	BSM ADR 2	l	ł	}	}	}
35	BSM ADR 5	96	BSM ADR 4	1	<b>!</b> .		}	}
36	GND	97		1	Į		}	
1	1		LD D/A BS	l	1		l	Į.
37	1	98	ADR CTR	1	}	{	l	<b>!</b>
<b>\</b>	<b>.</b>	1	LD A/D BS	j	}	}	1	
38	BS ADR MPX 15	99	ADR CTR	}			}	}
39	BS ADR REG 1	100	BS ADR REG 0		1	]	]	}
40	BS ADR REG 3	101	BS ADR REG 2	ĺ	1	]	ì	

TABLE D-11 EDB/RTC SLOT 23

		<del></del>	I ADLE D-11					
PIN	SIGNAL	PIN	SIGNAL		PIN	SIGNAL	PIN	SIGNAL
1	GND	62	GND		41	CB 0	102	CB 1
2	GND	63	GND		42	CB 2	103	CB 3
3	EDB PO	64	EDB PAR ERR		43	CB 4	104	CB 5
4	SYS RST	65	EAB PAR		44	CB 6	105	CB 7
5	EDB 1	66	EDB 0	} }	45	CB 8	106	CB 9
6	EDB 3	67	EDB 2		46	CB 10	107	CB 11
7	EDB 5	68	EDB 4		47	CB 12	108	CB 13
8	EDB7	69	EDB 6		48	CB 14	109	CB 15
9	ED8 9	70	EDB 8	} }	49		110	
10	EDB 11	71	EDB 10		50	CB 16	171	CB 17
11	EDB 13	72	EDB 12		51	CB 18	112	CB 19
12	EDB 15	73	ED8 14		52	CB 20	113	CB 21
13	EAB 4	74	EAB 0		53	CB 22	114	CB 23
14	EAB 6	75	EAB 2	1 1	54	CB 24	115	CB 25
15	EAB 6	76	EAB1		55	CB 26	116	CB 27
16	EAB 5	77	EAB 3	1 1	56	CB 28	117	CB 29
17	RNG HO OUT	78	EDB ACK		57	CB 30	118	CB 31
18	RNG MO OUT	79	EDB P1		58	(KEY)	119	(KEY)
19	LDXR79/2	80	EDB SEL	} }	59		120	
20	RNG LO OUT	81	EDB R/W		60	+5V	121	+5 <b>V</b>
21	LDXR79/3	82	LDXR78/1		61	+5V	122	+5V
22	LDXR7A/0	83	LDXR78/2					
23	LDXR7A/3	84	RDXR78/0					
24	LDXR7A/1	85	LDXR78/3	{ }				
25	LDXR7A/4	86	LDXR78/0			}		
26	LDXR7A/2	87	LDXR79/0					
27	LDXR7A/5	88	LDXR7C/0	1				
28	LDXR7C/1	89	LDXR79/1	} }		}		
29	OSC RST IN	90	STATUS OUT	} }				
30	MANUAL RST	91	RTC ACT	} }		{		
31	ARTC	92	RTC	} }				
32	PINGTA+	93	PINGTB+	} }		}		
33	PINGTA-	94	PINGTB-			}		
34	12.6 MHz	95	PINGTC+	1 1			]	
35	12.6 MHz GND	96	PINGTC-	} }		}	}	!
36	SPARE 4	97	PINGTD+			{		
37	SPARE 5	98	PINGTD-					
1			EDB ACK			1		
38	SPARE 1	99	PRE BUS	{ }		[	1	
39	SPARE 2	100	RSTXR7B/0			}		
40	SPARE 3	101	LDXR7A/1	{				

#### APPENDIX E


FINAL OSCILLOSCOPE TRACES OF THE OSCBH D/A OUTPUTS AFTER SUCCESSFUL COMPLETION OF BASIC DIAGNOSTICS



#### FIGURE E 1

D A CHANNELS 2, 4, 7, 10, 13, 16, 19, 22


HORZ 50MS CM VERT IV CM



#### FIGURE E 2

D A CHANNELS 2, 5, 8, 11, 14, 17, 20, 23

HORZ 50MS CM VERT IV CM



#### FIGURE E-3

D'A CHANNELS 3, 6, 9, 12, 15, 18, 21, 24

HORZ 50MS CM VERT IV CM

#### APPENDIX F

SOURCE LISTING OF OSCBH DIAGNOSTIC PROGRAM

MACHINE CHECK IN + ENABLED

STATUS READ DUMMY READ READ STATUS

SSM RRA LLIMA DIAG DIAG DIAG CIMA

194 L1

ADDR OF OLD OSC PSW STORE OSC PSW MOVE IN NEW PSW

A7L,A7L A1,X(006A{ A1,2,0LDPSW A1,NEWPSWA A1,2,X(006A{

AT TI

000001 1CF 000002 5910006A 000004 601f2258 000004 451f0269

nobbob Fofo nonnol

452 KRA A7L,A7L 453 LIM A1,X(000 454 LIM A1,2,01L 455 LIM A1,2,01L 457 WA A1,2,XI 457 WA A1,2,XI 460 SSM X(80001 461 KRA A0L,A0L

APTASKB

EOU ENTRY BALR USING

01/52/80

LOC DAJECT CODE

PRINT OFF

CSECT

445 05CTST2 445 05CTST2 446 \*

**ब** वार्

000000 000000

STMT SOURCE STATEMENT

RNG 1ST WORD RNG 2ND MORD RNG 3RD WORD

ADH.X[007A[ ADH.X[007A[ ADH.X[007A] ADH.X[007A[ ADH.X[007A[ ADH.AD[,3

COLAGA CO

487 • BC CCO.LZ BRANCH IF FIRST OPERAND = SECOND OPERAND 488 • PUT IN NEW PSW 489 • LIM ALIXIOOTCI 491 • MM ALIZIOLISC

000037 5910007C

000033 E48F0024

FIGURE F-1 DIAGNOSTIC SOURCE LISTING

(1 OF 11)

F-2

000019 E48F0010 000018 | E10200C

165 BC CCB.LI BRANCH IF FIRST OPEHAND = SECOND OPERAND

170 XIMA AGL,X(200C) LUMPLEN 171 BEZ LZ 172- BC CCB,LZ BRANCH IF OPERAND OR RESULT \* ZEDO

474 B 12 475 05CEDB D1AG 0.0.0 475 05CEDB D1AG 0.0.0 477 8 READ WHATEVER SEEDED INTO RNG 478 479 L2 LIMA ADH-XEOD7AE 480 D1AG AAL

FIGURE F-1 DIAGNOSTIC SOURCE LISTING (2 OF 11)

DIAGNOSTIC SOURCE LISTING	(3 OF 11)
FIGURE F-1	

		Įų.	ų.				1.6	116	11.			RAND				ERAND																																	
		RNG MO STATE	RNG LO STAT	D()MMA	PEAD	ANG ADDRESS	READ HO STA	READ HO STA	READ LO STA	MO TEST		- SECOND OPERAND	FAUL.T	to rest		SECOND OPERAND	FAULT																																
PRINT OFF	_	AOH.A1L.4	A0H.A2H.4	A0H. X ( 00 79 (	AOH. AOL. 3	ĭ		A0H, A4L, 3			LOTST	BRANCH IF FIRST OPERAND	0.0.0	ASH . A2H	BLKTST	BRANCH IF FIRST OPERAND	0.0.0		1	A0H4 X ( 110 / 151	AUM . AUL				ASC + 1	Al . C. KNGPM!	A41.0A41.	AAL . TSK	#5.RNGTESA	A6.85	RE WAVE		AL SOMPTH	ABLICESA	A7L,A7L	A5H, C1000	ASL, ASH	ASH. 0. A4. X7	A5H, 512, A4, X7	ASL, 256, A4. X7	ASL, 76A, A4, X7	A7L.1	ASLIPI		WAVE	AS, SINPTR	A6H.C1024	A6L, A6L	
	STHT SOURCE STATEMENT	DIAG	DIAG	LIMA	DIAG	LIMA	01AG	DIAG	DIAG	CRA	BE					_	DIAG	F TEST OVER		THE LINE	DIAG.	MLDSTC		1	¥ .	5	Z X	STA	٠.	BALR	. GENERATE SOUARE WAVE		: د	<b>5</b>	¥8¥	٤.	LCAA	STA	STA	STA	STA	AIMA	BC1		. GENERATE SINEWAVE	ب	۲	XRA	
CSECT NAME BOSCIST2	STHT SOURC	543	564	545	546	547	848	646	550	551	555	553+ BC CCB+LOTST	554	555 L0TST	556	557+ BC C	558			S62 HLKISI	F66	400	•		200	20 C	\$050 000 000 000 000 000 000 000 000 000	570	115	515	574 • GEN	# C) C	915		578	519	5.40	185	285	583	584	585	586	583		290	165	265	
9 3 09 PH	OBJECT CODE	32030004	32040004	19000018	32010003	19nn007A	32080003	32090003	320A003	0.893		E48F0092	3200000	0844		E48F0097	32000000 32000000			1900001	32010003		0000	96004273	1980001	Sn1r 22#1	1000	nanna4 219F0290	45DF0257	6960			000049 454F0295	050F 0299	1CFF	05AF0298	I IRA	21A47000	21847200	21847106	21847300	02500001	ESDF 0080	•		455f 0297	05CF 029A	1000	
08/24/79	100	00007				00000	980000					nonoaf		00000			960000				40000G						00000	94000		9000C			00000						000083		10000	980000				080000			

PRINT OFF

CSECT NAME=0SCIST2

3 09 PH

593 L A4.0ELTAS 594 SR A0.40 595 L A5.C2000 595 L A5.C2000 599 LR A1.40 600 HRA ADH.44H 601 HRA ADH.44H 602 AR A0.43 604 AR A0.43 605 AR A0.40 605 AR A0.40 606 BCT A6H.6P2 609 LOAD SOUARE AND SINE WAVEFORMS INTO MEMORY 611 ** LIMA A7L.9 613 DTC8L KDT A6L.0TATCR.2 614 HLOSTC 615 STA A6L.8116001 615 STA A6L.8116001 619 BCT A4L.8116001 611 ATL.90 611 ATL.90 612 BCT A4L.8116001 613 BCT A4L.97ATCR.2 614 AAL.8116001 615 STA A4L.90TCR.2
621 • 622 • FILL IN RNG BLOCKS 623 • LIMA ÁTL.A 624 LIMA ÁTL.A 625 RUSS 626 XRA AL.A5L CLEAR FOR RNGTES (RUN) 627 XRA AL.A4L 627 STA AL.NSK 630 BALR 86.85
FILL IN RNG BLOCKS  LIMA , ATL, R  DRNGL LM A1.2.RNGDA  ASL, ASL
FILL IN RNG BLOCKS  LIMA ÁTLIA  DRNGL LH A1.2, SNGDA  XRA A5L.A5L
FILL IN RNG BLOCKS
•
BCT
CA AIMA STA BCT
TTSR 0 BC. CC2++-1
DTC8L XDT
901
<b>E</b>
¥ 64
æ 9
MRA
MRA
T T
Z
E 62
217
102 514
es .
٠ ¥ ٥ د ٠

FIGURE F-1 DIAGNOSTIC SOURCE LISTING (4 OF 11)

61/52/90	3 09 PM	CSECT NAME=0SC1ST2	2		PRINT OFF				
100	ORJECT CODE	STHT	STHT SOURCE STATEMENT	EMENT					
101000	32030004	643	6	_	AOM.ALL.4		L.O. ADDRESS	ORESS	
	32040004	949	2	_	AOH. AZH. 4		COUNT		
	3205006	645	2		A0M. A2L . 4		LENGTH		
	19208000	979	ב י		A1H. X1 B000C		NI D	INIT D/A MODE	
	10704100	144	ָב <u>י</u>		A11.X(4100f		INI C	.ocx	
	19n0007C	874			AOH. KT 007CT		MODE/C	HODE/CLOCK ADDRESS	
001000	32020004	646		OLAG	AOM. A 111.4		1		
	32030004	929	ē,	_	A0H.A1L.4		WRITE CLOCK	Lock	
		169	a Tubu on one urth rest	אני חני	1,100				
		700			1631				
111000	100000	768	•	AMI	ACI . 1		200	1006	
F11000	CO162281	47.4			A1.2. DNGDW1		240	THE PARTY OF THE PROPERTY	
51100	1000001			_	444 - 11 0000 5			want to wat four	
0000177	21960290	159		STA	A6L. HSK	•			
	450F0257	859			85.RNG1FSA				
	0363	659		BALR	86.85				
		660	•						
		199	. TESTS OR						
		299	•						
211000	1990005	663		_	A4L,5		DATA T	TRANSFER WHILE DIA S ON	
311000	056F02A5	499	LSTC		DATCB1		DATA	PANSFER FROM PS TO BS	
		600		MEDSIC					
	0,00	900	D MSII						
12.000	24270117	+100	פנינג	•	00000				
	Ham acad	900			247147		NATA V	ANDER TRUM BY TO TH	
20.000	000	4.00		,					
		*0.0	-						
	29/7 01/4	770	מר נדלי	4					
-		2/0			ACL + 10/*				
	41.47	7,0	AKG.		63C 483C				
2/1000	66/81754	210	۔ د	C 6	STANDS TO				
	200000000000000000000000000000000000000	2/6		• ;	14 15 FF 1				
	99964514	0 10 0	1 16317 674		4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4				
	43343888 4664	116			AD.0007.AU				
	00.00	010	2 4		A30 A0				
35 1000	FAMFOLLY	+089	BC CCALBS	BRANC	H IF FIRST	RC CCA.LRS BRANCH IF FIRST OPERAND & SFCOND OPERAND	COND	DERAND	
	1200000			0149	0.0.0				
	82700002	585	692 LBS A1		H3L .2				
_	ESSFOLZE	6A3			AZL, LTEST				
	ES9F0110	684	108 101		A4L,LSTC				
1 36 1 000	50151298	6.85	5		Al. I. DAPMB				
041000	1000001	686	5	LIMA	AOM. XI 0078				
C+1000	32020004	687	10		A0H.A1H.4				
**! "	7201004	689	20		ADM.AIL.4				
	1204004	584	10	•	A0M.A2H.4				
D00144	3205004	646	2	DIAG A	A0H, A21 4				
		104							
		664	• RESET INTERPURTS	RECE	S.				

FIGURE F-1 DIAGNOSTIC SOURCE LISTING (5 OF 11)

PAGE

	•			
LOC DAJECT CODE	THIS	STHT SOURCE STATEMENT	721	
	663	•		
144 19400092	769			CONTROL CHANNEL ADDRESS
00014C DAAB	569		ASH	CLEAR INTERNUPIS
	454	•		
	164	. WAIT FOR OSC	C INTERRUPT	
	969	•		
BADIAD 19PBRTAR	669	A LIM	ASL, XIO70RI	
noalse Scil	100		A1.A1	
000150 F5000070	701	ENOSC SSM	X100201	OSC INTERRUPT ENABLED
_	702	WAITINT	A3.43	
000153 454F028F	703		A4.DELAY	
	104		_	
	705	LL1 AIM	_	-
	106			
nn015A 4133	707			
	802		EA.EA	
	967	~	FA-FA	
	017			
				-
	11.6	•		
	77.			
	#1/	TAILERROP! ROO! INC	OOI INE	
0000167 19000078	912	OSCINT	AOH. XI DO 7BI	DUMMY READ
	222	A 10		
	016		STOLK COLUMN	
AAA148 FAAFA14F	120	BC CCA.		RDANCH IF FIRST OPFRAND & SECOND OPFRAND
	162	3		
	201			-
_	E22			
000170 19205100	124	ADDING LIMA		
1000000 221000	522			
	126	SWAP		
	727		_	
000177 32070004	728	0140	_	
000179 32020004	621		_	
_	730			
00170	731	<b>LS</b>	•	
000170 F5000000	732			
-	733		A0. Kf 007Cf	
	734		_	
000183 32100004	735		_	
	136		_	
6601F6 451F0259	131		A1,0LDPSWA	
	738	¥	A1.2.X(006A(	
_	739	_	A1,0LDISCA	
	140		A1,2,X(007C(	
1001AE F5008000	741			
	742	TINX		

FIGURE F-1 DIAGNOSTIC SOURCE LISTING (6 OF 11)

CSECT NAME#05CTS72 PRINT OFF	STMT SOURCE STATEMENT	744.04400 MACRO XMAIT 04844 06/02/76 00040	747*** DATE OF LAST CHANGE **** 01/06/77 ***** 748*** DATE OF LAST CHANGE **** 02/11/77 ***** 750*** DATE OF LAST CHANGE **** 10/78/77 ***** 751*** DATE OF LAST CHANGE ***** 11/77 ***** 751*** DATE OF LAST CHANGE ***** 11/177 ***** 752* LIM Alala LOAD DISPLACEMENT VALUE 753* OIMA AIM, XR000f SET IN OPTION HIT	756.**** END MACRO XVAIT ****	- 750 •	760 RNGTES SBNTR	761. CNOP 762.FRGIES SIM 86.1.4.85	763+ B , 6, BS	764 - US 2F 765 - LR 67.85		AND A FELL BY ME DOK TENN	4		0146	D1 AG	0146	9 1 4 6	2	770 CITE STANS	. BC CCB.STRNG BR	B STRUNO	STRNG XRA A4L.A4L	XRA A6H.A6H	XRA A6L. A6L	STRUNO LIMA	MEGRING LA	JOY ALL AND AND AND AND AND AND AND AND AND AND		791 • CMECK FOR BUSY		
08/24/79 3 69 PM CSECT	TOC OBJECT CODE		666199 5916666E 666192 1A26666 668194 FC66				108195 E080 108194 49ED1884		000194 00019E 41FD	401000									real AU GARGEOL					_						00018F 19000078	

FIGURE F.1 DIAGNOSTIC SOURCE LISTING (7 OF 11)

F-8

w
ō
ā
ã

LOC OR.MECT CORE 6001C1 32010603 6001C3 38102000 6001C5 E4MF0033 6001C7 37000000	STMT SOURCE STATEMENT 794 D1AG 795 T1MA 796 BANZ 797 BC CCB.WAIT BRA 798 D1AG 799 ANT FOR DAME	CCB-WAIT BRANCH IF	READ STATUS AON-X120001 SHOULD # 0 WAIT NCH IF LOGICAL RESULT HAS NO RITS 0.0.0	READ STATUS SHOULD # 0 MAS NO ALTS SET STOP
6naic9 19Eaa3E8 Anric8 32a16063 006ic5 38102608	WAIT2	LIMA ATH. DIAG ADH. TIMA AOL.	47H.1996 40H.49L.3 40L.8(2006 Cont	
0001CF ECAF003D 0001D3 1E102000 0001D3 1E102000 0001D5 38103C00 0001D9 32000000	805+ BNC CC 807 809 809 810 811+ BC CCB 812 813 L23	CCB.CONT BRANCH I SCT ATH.WA STHA AOL.XI TIMA AOL.XI BANZ L23 BANZ L23 CB.L23 BRANCH IF CIMA AOL.XI CIMA AOL.XI	BOG & BNC CCB.CONT BRANCH IF LOGICAL RESULT HAS ANY BIT S BOT ATH.WAITZ BOS CONT XIMA AOL.XIZODO! BOS CONT XIMA AOL.XIZODO! BOS CONT XIMA AOL.XIZODO! BOS CONT XIMA AOL.XIZODO! BOS CONT XIMA AOL.XIZODO! BOS CONT XIMA AOL.XIZODO! BOS CONT BRANCH IF LOGICAL RESULT HAS NO BITS SET SIZODO! BOS CONT ASL.O.	T HAS ANY BIT SET DECR LONP CTR NOT DONE RNG DONE SET BIT 2 HAS NO BITS SET
	8	LIMA AOH DIAG AOH DIAG AOH LIMA AOH	CCA, RNEND BRANCH IF FIRST OPERAND & SECOND OPERAND CLIMA ADMINIST OPERAND & SECOND OPERAND DIAG ADMINIST OPERAND & SECOND OFFED DIAG ADMINIST OPERAND & SECOND OFFED DIAG ADMINIST OPERAND & SECOND OFFED DIAG ADMINIST OFFED	SECOND OPERAND RNG FIRST WORD READ HO SEED READ HO SEED READ LO SEED
0001E9 32010003 0001EP 0AD00000 0001ED E4RF005D 0001E1 FANF005F 0001E3 02D00001	SEC.	A N	AGG. AGG. AGG. AGG. AGG. AGG. AGG. AGG.	CHECK IF 15T OR END BLOCK IF FIRST, JUMP SECOND OPERAND STORE SECOND BLOCK SEED STORE SECOND BLOCK SEED ARANCH TO CONTINUE STORE SEED OF FIRST BLOCK ADD 1 TO BLOCK CTR FIRST BLOCK FIRST BLOCK FIRST BLOCK
	830 + GENER 833 + GENER 834 + GENER 834 + GENER 835 - GENER	830 831 - BNC CCB.LZ4 BRANCH IF FIRST 833 - GENERATE SECOND BLOCK 834 - LA A1.2, RNGPH2	LZ* NCH IF FIRST OPERAND ! D BLOCK	OPERAND NOT = SECOND  LOAD PARS FOR PND BLOCK
AACOTTO 0ACOOAAA OAACAT 0ACOOAT OAACAT 0ACOOAT OAACAT E4AFOATS	836 PELD 838 BC CCE 839 840 842 BC CCE	CIMA A6H.0 BE RNGAG HNGAG BRANCH II CIMA A6M.1 BE RNGIAG FNGIAG BRANGIAG	ELD CIMA A6H.0  HC CCB.HNGGG BRANCH IF FIRST OPERAND CIMA A6H.1  RE RNGIAG  HC CCR.RNGIAG BRANCH IF FIRST OPERAND LIMA A01.XKI200	RG MODE.  RG MODE  - SECOND OPERAND  16G MODE  JUMP  13 LINTORN

FIGURE F-1 DIAGNOSTIC SOURCE LISTING (8 OF 11)

F-9

(11)

#OSCISIZ	STMT SOURCE STATEMENT	BAA HNGIAG LIMA AGL, XII4001 16 MODE	300f	R48 + LOAD PARAMETERS	RNSPAR LIMA ADH, XI DO TAI	DIAG ADM, AIM, 4 M.O. ANG	DIAG AOHOAIL.A	DIAG ADMIAZHIA L.O.		**************************************		859 * BLOCK TESTING	124	-	• 8C CC2•0-1	ODD TITA CALLAIN	124	_ د	, 8	BC CCB.L.30 BRANCH IF FIRST OPERAND . S	e CLE	STA OF FAILT		SALE CAG ASING SALES STATES STATES SALES		CRA ASH.ARK	96 1512	· BC CCB.TST2 BRA	DIAG 0.0.0	AIL, A3L		. BC CCR. TST3 BRANCH IF FIRST OPERAND .	D1AG 0.0.0	1 A2H.A4H	. BC CCA, TSTM BRANCH IF FIRST OPERAND =	DIAG 0,0,0	993 ISTM AIMA A6H.I INCREMENT HODE
D 3 00 PM CSECT NAME=OSCIST2	ORJECT CODE	1910140	19161460		19006474	32024004	32F39604	32240304	3265664				05nFooF8		E42F0008	1450500				F.8F 009C			3700000	790907X	E-54 0093	0000 F		EARMODAS	3200000	9837		E48F00AE	32000000	6140	000245 E48F0083	32000000	<b>0</b> 2C00001
04/24/70	100	00050	000000						E 112000		_		00021F 0			1 12000				8002F. F				75.700B						00023F 6	· · · · · · · · · · · · · · · · · · ·			000244 0	000245 E		000249

### PREAD   PARTIE   ### PREAD   PARTIE   ### PREAD   PARTIE   ### PREAD   PARTIE   ### PREAD   ### PR	LAC ORJECT CODE	STMT SOURCE	URCE STATEMENT	4ENT
### PROPERTY   FIRST OPERAND SINTEND S	88248 84C8883	46.6	N C	A6H.3
Colored   Colo				BHANCH IF FIRST OPERAND
### ### ### ### ### ### ### ### ### ##		- CO	X X	
### ### ### ### ### ### ### ### ### ##			•	PELO
### ### ##############################				2
### ### ### ### ### ### ### ### ### ##		78-006 78-006		
### ### ### ### ### ### ### ### ### ##				92
### ### ### ### ### ### ### ### ### ##			98. 48	•
### ### ### ### ### ### ### ### ### ##		405 905	2	,
### ### ### ### ### ### ### ### ### ##	-	_		A (ANGTES)
### ### ### ### ### ### ### ### ### ##		_	_	A (OLOPSW)
### ### ### ### ### ### ### ### ### ##		_		36
OLD   SC   OLD   SC   OLD   SC   OLD   SC   OLD   SC   OLD   OLD   SC   OLD				A (OLDISC)
### ### ### ### ### ### ### ### ### ##				
######################################			_	A (NEWPSH)
00000023 0000023 0000023 0000000 0000000 0000000 0010 NPSWB DC 0000000 0010 NPSWB DC 0000000 0010 NPSWB DC 000000 0010 NPSWB DC 0000000 0010 NPSWB DC 0000000 0010 NPSWB DC 0000000 0010 NPSWB DC 00000000 0010 NPSWB DC 00000000 0010 NPSWB DC 000000000 0010 NPSWB DC 000000000000000000000000000000000000	-			X(ROODINGOC
DD000023 0000274 00000274 00000274 00000274 0017 0018 0017 0018 0018 0018 0018 0018	_	716	2	X(0000000)X
### ### ### ### ### ### ### ### ### ##	_			P[X[DD[,A,0,4,0SCEDB,20]
######################################			<b>D</b>	
######################################				x 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
45C700AE 45C70AE 45C70AE 45C70AE 45C70AE 45C70AE 45C70AE 45C70AE 45C70AE 45		616	2	PLX[DD[ .A. 0.4.0SCINT.20[
### ##################################				25
### ### ##############################		_	_	<b>₹</b>
### ### ##############################	-			XI 45C7R9AEI
######################################	_	923	2 6	X[E4000000]
### ### ### ### ### ### ### ### ### ##			_	ACCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC
Almonion 927 00 00 00 00 00 00 00 00 00 00 00 00 00	-			# ( F 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
FRIGHT 979 TCR1 DS 978 TCR1 DC 979 TCR1 DC 979 TCR1 DC 979 TCR1 DC 979 TCR1 DC 978 TCR1 DC		126	3 2	X(A)000000
FRIA 7FESORO 7		926	00	0
77 £ 5000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0				XIFOIR
00000000000000000000000000000000000000	•	930	2	P(1023.11.327680.21(
000002C4 932 TSTID DS 000006C4 933 SOMPTR DC 0000 934 SINTR DC 0000 935 C256 DC 2000 937 C1000 DC 2000 938 C2000 DC 939 C2000 DC 939 MSK DS	_			P(1,12,x(80001,201
000002C4 00000C4 0100 0400 0400 0400 0400 0400				
934 SINPTN DC 9100 910		•		A CARDO A
0100 0400 0400 0400 041 042 041 042 041 042 043 044 044 044 044 044 044 044	-		<b>2</b>	(AMA)
2000 937 C1000 DC 2000 DC 938 C2000 DC 938 C2000 DC 938 C2000 DC 939 MSK DS 941 DTATCR DC 941 DTATCR DC 942 DTATCR DC		_		#1256{
2000 2500 0C 2000 0C 2000 0C 2500 0C 2				
939 MSK DS 940 DS 941 DTATCH DC 942 DTATCH DC				
940 05 941 01ATCR 0C 942 01ATCR 0C	-	-	2	
941 DTATCH OC				0.0
36640000				XIFOORI
		246	ຮ	P(511,11,262144,21f

04/24/19

LOC ORJECT CODE

DODDAT JFF6000 DDDDAY ODJOO2C4

noozac folm noozac felm noozaf golobbo

00000000

STHT SOURCE STATEMENT

XIFONBI PISI1.11.393216.211 PII.12.PSHUFF.201

X(F01A( P(1023)11,393216,21( P(1,12,X(A000(,20)

0002C4 0002C4 000000 000000

944 DATCB1 945 DATCB1 945 DATCB1 949 DATCB2 950 DATCB2 950 DAPMA 955 RNGDA 956 DELAY 960 DELAY 961 DELAY 965 SINWV 966 TEMP1 966 G

EKO

FIGURE F-1 DIAGNOSTIC SOURCE LISTING (11 OF 11)

APPENDIX G

SIN X/X FILTER CHARACTERISTICS

The Digital-to-Analog Converter (DAC) required a low-pass filter to correct the  $\sin x/x$  attenuation inherent in the converter. The low-pass filter specifications are given in Table G-1. Figure G-1 is the schematic of the filter used to provide this correction function to the DAC waveform. The response of the filter can be found in Figure G-2. The low pass filter boards containing eight filters per board were inserted into the Output Signal Conditioner/Applications Hardware (OSCAH) appendix.

#### TABLE G-1 SIN X/X FILTER CHARACTERISTICS

#### SPECIFICATIONS

FILTER TYPE: 4 POLE LOW-PASS FILTER

FILTER CHARACTERISTICS: CORRECTS FOR  $\frac{\sin x}{x}$  ATTENUATION OF D/A CONVERTER FROM

DC TO 2.5 kHz WHERE 2.5 kHz is +2.6 dB (SEE PLOT)

CORRECTION ACCURACY: ±.2 dB DC TO 1.5 kHz (SEE ERROR PLOT)

FREQUENCY ACCURACY: ±2%

RC TEMPERATURE COEFFICIENT: 300 ppM/°C

INPUT IMPEDANCE: 10 kΩ MINIMUM

OUTPUT IMPENDANCE: 50  $\Omega$ 

MAX INPUT VOLTAGE: ±10 VOLTS PEAK

MAX OUTPUT VOLTAGE: ±10 VOLTS PEAK

MAX OUTPUT CURRENT: ±5 mA PEAK

POWER: ±15 V @ 75 mA/CARD (8 FILTERS)

DC DRIFT:  $\pm 20 \,\mu\text{V}/^{\circ}\text{C}$  (TYPICALLY)

TEMPERATURE RANGE: 0 - 50°C

PACKAGE: 8 OF THE FILTERS ARE PACKAGED ON A SINGLE PC BOARD

WHICH WILL PLUG-IN A CARD SLOT FOR AN AUGAT 8136-RG4

PLUG-IN PC CARD.




FIGURE G-1 1 SIN X FILTER (8 FILTERS PER CARD)

ŧ




FIGURE G-2 FREQUENCY RESPONSE OF D/A OUTPUT FILTER

į

The second second


#### DISTRIBUTION

	Copies
Commander	
Naval Air Systems Command	
Attn: (AIR 370K)	1
Navy Department	
Washington, D. C. 20361	
Defense Technical Information Center Cameron Station	
Alexandria, Virginia 22314	12
Office of Naval Research	
Attn: Code 951C	2
800 N. Quincy Street	
A-lington VA 22217	









MICROCOPY RESOLUTION TEST CHART NATIONAL BUREAU TO STANJARD LAW A

## SUPPLEMENTARY

INFORMATION



### DEPARTMENT OF THE NAVY NAVAL SURFACE WEAPONS CENTER DAHLGREN, VIRGINIA 22448

WHITE OAK LABORATORY SILVER SPRING, MD. 20910 (202) 394-2491

DAHLGREN LABORATORY DAHLGREN, VA. 22448 (703) 663-

U22:SB 7 June 1983

Change 1

To all holders of

TR 80-433

Title:

Output Signal Conditioner Basic Hardware Description

1 page (s)

This publication is changed as follows:

Add the name of Sam Bronstein as circuit co-designer on the front cover and the Report Documentation Page.

Insert this change sheet between the cover and the DD Form 1473 in your copy. Write on the cover "Change 1 inserted"

Bydirection

# DATE ILMED